SONY

Diagonal 6.46 mm (Type 1/2.8) CMOS Solid-state Image Sensor with Square Pixel for Color Cameras

Tentative

IMX307LQD-C

STARVIS

Description

The IMX307LQD-C is a diagonal 6.46 mm (Type 1/2.8) CMOS active pixel type solid-state image sensor with a square pixel array and 2.13 M effective pixels. This chip operates with analog 2.9 V, digital 1.2 V, and interface 1.8 V triple power supply, and has low power consumption. High sensitivity, low dark current and no smear are achieved through the adoption of R, G and B primary color mosaic filters. This chip features an electronic shutter with variable charge-integration time.

(Applications: Surveillance cameras, FA cameras, Industrial cameras)

Features

- ◆ CMOS active pixel type dots
- ◆ Built-in timing adjustment circuit, H/V driver and serial communication circuit
- ◆ Input frequency: 74.25 MHz / 37.125 MHz
- ◆ Number of recommended recording pixels: 1920 (H) × 1080 (V) approx. 2.07M pixel
- ◆ Readout mode
 - All-pixel scan mode
 - 720p-HD readout mode
 - Window cropping mode
 - Vertical / Horizontal direction-normal / inverted readout mode
- ◆ Readout rate
 - Maximum frame rate in Full HD 1080p mode: 60 frame / $\ensuremath{\text{s}}$
- ◆ Wide dynamic range (WDR) function
 - Multiple exposure WDR
 - Digital overlap WDR
- ◆ Variable-speed shutter function (resolution 1H units)
- ◆ 10-bit / 12-bit A/D converter
- ◆ Conversion gain switching (HCG Mode / LCG Mode)
- ◆ CDS / PGA function
 - 0 dB to 30 dB: Analog Gain 30 dB (step pitch 0.3 dB) 30.3 dB to 72 dB: Analog Gain 30 dB + Digital Gain 0.3 to 42 dB (step pitch 0.3 dB)
- ◆ Supports I/O switching

 Low voltage LVDS (150 m Vp. n) serial (2 ch / 4 ch., switching) DDP output
 - Low voltage LVDS (150 m Vp-p) serial (2 ch / 4 ch switching) DDR output CSI-2 serial data output (2 Lane / 4 Lane, RAW10 / RAW12 output)
- ◆ Recommended exit pupil distance: –30 mm to –∞



Sony Semiconductor Solutions Corporation reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony Semiconductor Solutions Corporation cannot assume responsibility for any problems arising out of the use of these circuits.

Device Structure

- ◆ CMOS image sensor
- ◆ Image size Type 1/2.8
- ◆ Total number of pixels 1945 (H) × 1109 (V) approx. 2.16 M pixels
- ♦ Number of effective pixels 1945 (H) × 1097 (V) approx. 2.13 M pixels
- ◆ Number of active pixels 1937 (H) × 1097 (V) approx. 2.12 M pixels
- ◆ Number of recommended recording pixels 1920 (H) × 1080 (V) approx. 2.07 M pixels
- ◆ Unit cell size 2.9 μm (H) × 2.9 μm (V)
- ◆ Optical black Horizontal (H) direction: Front 0 pixels, rear 0 pixels Vertical (V) direction: Front 10 pixels, rear 0 pixels
- ◆ Dummy
 Horizontal (H) direction: Front 0 pixels, rear 3 pixels
 Vertical (V) direction: Front 0 pixels, rear 0 pixels
- Substrate material Silicon

Absolute Maximum Ratings

| Item | Symbol | Min. | Max. | Unit | Remarks |
|----------------------------------|-----------|------|------------------------|------|------------------|
| Supply voltage (analog 2.9 V) | AV_{DD} | -0.3 | 3.3 | ٧ | |
| Supply voltage (interface 1.8 V) | OV_{DD} | -0.3 | 3.3 | V | |
| Supply voltage (digital 1.2 V) | DV_DD | -0.3 | 2.0 | V | |
| Input voltage | VI | -0.3 | OV _{DD} + 0.3 | V | Not exceed 3.3 V |
| Output voltage | VO | -0.3 | OV _{DD} + 0.3 | V | Not exceed 3.3 V |

Application Conditions

| Item | Symbol | Min. | Тур. | Max. | Unit |
|-----------------------------------|------------------|------|------|------|------|
| Supply voltage (analog 2.9 V) | AV _{DD} | 2.80 | 2.90 | 3.00 | V |
| Supply voltage (Interface 1.8 V) | OV_{DD} | 1.70 | 1.80 | 1.90 | V |
| Supply voltage (digital 1.2 V) | DV_DD | 1.10 | 1.20 | 1.30 | V |
| Performance guarantee temperature | Tspec | -10 | _ | 60 | °C |
| Operating guarantee temperature | Topr | -30 | _ | 85 | °C |
| Storage guarantee temperature | Tstg | -40 | _ | 85 | °C |

USE RESTRICTION NOTICE

This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the image sensor products ("Products") set forth in this specifications book. Sony Semiconductor Solutions Corporation ("SSS") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a SSS subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of SSS on such a use restriction notice when you consider using the Products.

Use Restrictions

- The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by SSS from time to time.
- You should not use the Products for critical applications which may pose a life- or injury-threatening
 risk or are highly likely to cause significant property damage in the event of failure of the Products. You
 should consult your sales representative beforehand when you consider using the Products for such
 critical applications. In addition, you should not use the Products in weapon or military equipment.
- SSS disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book.

Design for Safety

 SSS is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure.

Export Control

 If the Products are controlled items under the export control laws or regulations of various countries, approval may be required for the export of the Products under the said laws or regulations.
 You should be responsible for compliance with the said laws or regulations.

No License Implied

• The technical information shown in this specifications book is for your reference purposes only. The availability of this specifications book shall not be construed as giving any indication that SSS and its licensors will license any intellectual property rights in such information by any implication or otherwise. SSS will not assume responsibility for any problems in connection with your use of such information or for any infringement of third-party rights due to the same. It is therefore your sole legal and financial responsibility to resolve any such problems and infringement.

Governing Law

This Notice shall be governed by and construed in accordance with the laws of Japan, without reference
to principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating
to this Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the
court of first instance.

Other Applicable Terms and Conditions

The terms and conditions in the SSS additional specifications, which will be made available to you when
you order the Products, shall also be applicable to your use of the Products as well as to this
specifications book. You should review those terms and conditions when you consider purchasing
and/or using the Products.

General-0.0.9

Contents


| Description | <i>′</i> |
|--|----------|
| Features | |
| Device Structure | 2 |
| Absolute Maximum Ratings | 3 |
| Application Conditions | 3 |
| USE RESTRICTION NOTICE | |
| Optical Center | 7 |
| Pixel Arrangement | 8 |
| Block Diagram and Pin Configuration | |
| Pin Description | |
| Electrical Characteristics | 14 |
| DC Characteristics | 14 |
| Current Consumption | 15 |
| AC Characteristics | 16 |
| Master Clock Waveform (INCK) | 16 |
| XVS / XHS Input Characteristics In Slave Mode (XMASTER pin = High) | 17 |
| XVS / XHS Input Characteristics In Master Mode (XMASTER pin = Low) | 17 |
| Serial Communication | 18 |
| DLCKP / DLCKM, DLOP / DLOM | 20 |
| I/O Equivalent Circuit Diagram | 2 |
| Spectral Sensitivity Characteristics | |
| Image Sensor Characteristics | 23 |
| Zone Definition | 23 |
| Image Sensor Characteristics Measurement Method | 24 |
| Measurement Conditions | 24 |
| Color Coding of Physical Pixel Array | 24 |
| Definition of standard imaging conditions | 24 |
| Measurement Method | 25 |
| Setting Registers Using Serial Communication | 26 |
| Description of Setting Registers (4-wire) | 26 |
| Register Communication Timing (4-wire) | 26 |
| Register Write and Read (4-wire) | 27 |
| Description of Setting Registers (I ² C) | 28 |
| Register Communication Timing (I ² C) | 28 |
| Communication Protocol | |
| Register Write and Read (I ² C) | 30 |
| Single Read from Random Location | 30 |
| Single Read from Current Location | 30 |
| Sequential Read Starting from Random Location | 31 |
| Sequential Read Starting from Current Location | 31 |
| Single Write to Random Location | |
| Sequential Write Starting from Random Location | 32 |
| Register Map | 33 |
| Readout Drive mode | |
| Sync code (Serial LVDS output) | |
| Sync Code Output Timing | |
| Image Data Output Format (CSI-2 output) | |
| Frame Format | |
| Frame Structure | 51 |
| Embedded Data Line | 52 |
| Image Data Output Format | |
| All-pixel scan mode (Full HD 1080p) | |
| Window Cropping Mode | |
| HD720p mode | |
| Description of Various Function | |
| Standby Mode | |
| Slave Mode and Master Mode | |
| Gain Adjustment Function | 74 |

SONY

| Black Level Adjustment Function | |
|--|-----|
| Normal Operation and Inverted Operation | |
| Shutter and Integration Time Settings | |
| Example of Integration Time Setting | |
| Normal Exposure Operation (Controlling the Integration Time in 1H Units) | |
| Long Exposure Operation (Control by Expanding the Number of Lines per Frame) | |
| Example of Integration Time Settings | 80 |
| Signal Output | |
| Output Pin Settings | |
| CSI-2 output | 84 |
| MIPI Transmitter | |
| Output Pin Bit Width Selection | |
| Number of Internal A/D Conversion Bits Setting | |
| Output Rate Setting | 89 |
| Output Signal Range | |
| INCK Setting | |
| Register Hold Setting | |
| Software Reset (CMOS parallel / Low voltage LVDS serial only) | |
| Mode Transitions | 92 |
| Power-on and Power-off Sequence | |
| Power-on sequence | 93 |
| Power-off sequence | |
| Sensor Setting Flow | |
| Setting Flow in Sensor Slave Mode | |
| Setting Flow in Sensor Master Mode | |
| Peripheral Circuit | |
| Spot Pixel Specifications | |
| Zone Definition | |
| Notice on White Pixels Specifications | 99 |
| Measurement Method for Spot Pixels | |
| Spot Pixel Pattern Specification | 101 |
| Marking | 102 |
| Notes On Handling | 103 |
| Package Outline | |
| List of Trademark Logos and Definition Statements | 106 |
| Revision History | 107 |


Optical Center

Top View Package center Optical center Package reference (H, V)



Optical Center


Pixel Arrangement




^{*} Reference pin number is consecutive numbering of package pin array. See the Pin Configuration for the number of each pin.

Pixel Arrangement (Top View)

Block Diagram and Pin Configuration



Block Diagram



*The N.C. pin can be connected to GND.

Pin Configuration (Bottom View)

Pin Description

| No. | Pin No | I/O | Analog /Digital | Symbol | Description | Remarks |
|-----|-----------|-------|--------------------|---------|-----------------------------------|--|
| 1 | A1 | _ | _ | N.C. | _ | GND connectable |
| 2 | A2 | _ | _ | N.C. | _ | GND connectable |
| 3 | A3 | Power | D | VDDL | 1.2 V power supply | |
| 4 | A4 | 0 | Α | VRLST | Reference pin | |
| 5 | A5 | 0 | Α | VLOADLM | Reference pin | |
| 6 | A6 | Power | Α | VDDH | 2.9 V power supply | |
| 7 | A7 | Power | Α | VDDH | 2.9 V power supply | |
| 8 | A8 | Power | Α | VDDH | 2.9 V power supply | |
| 9 | A9 | GND | Α | GND | GND | |
| 10 | A10 | Power | Α | VDDH | 2.9 V power supply | |
| 11 | A11 | 0 | Α | VBGR | Referene pin | |
| 12 | A12 | Power | Α | VDDH | 2.9 V power supply | |
| 13 | A13 | Power | Α | VDDH | 2.9 V power supply | |
| 14 | A14 | _ | _ | N.C. | _ | GND connectable |
| 15 | B1 | I | D | TENABLE | TEST Enable | OPEN |
| 16 | B2 | I | D | XCLR | System clear | High: Normal Low: Clear |
| 17 | В3 | GND | D | GND | GND | |
| 18 | B4 | 0 | Α | VRLFR | Reference pin | |
| 19 | B5 | GND | Α | GND | GND | |
| 20 | B6 | GND | Α | GND | GND | |
| 21 | B7 | GND | D | GND | GND | |
| 22 | B8 | GND | D | GND | GND | |
| 23 | B9 | GND | Α | GND | GND | |
| 24 | B10 | GND | D | GND | GND | |
| 25 | B11 | 0 | Α | TAMON | TEST output pin | OPEN |
| 26 | B12 | GND | Α | GND | GND | |
| 27 | B13 | GND | D | GND | GND | |
| 28 | B14 | _ | _ | N.C. | _ | GND connectable |
| 29 | C1 | I | D | XMASTER | Master / Slave selection | High: Slave mode Low: Master mode |
| 30 | C2 | I | D | XTRIG | Trigger mode input | OPEN |
| 31 | C13 | GND | D | GND | GND | |
| 32 | C14 | Power | D | VDDL | 1.2 V power supply | |
| 33 | D1 | 0 | D | SDO | Communication output | 4-wire: SDO pin I ² C : Open |
| 34 | D2 | I | D | OMODE | Serial output interface selection | High: LVDS Low: CSI-2 |
| 35 | D13 | GND | D | GND | GND | |
| 36 | D14 | Power | D | VDDL | 1.2 V power supply | |
| 37 | E1 | Power | D | VDDM | 1.8 V power supply | |
| 38 | E2 | I/O | D | SDI | Communication input | 4-wire:SDI pin I ² C : SDA pin |

| No. | Pin No | I/O | Analog /Digital | Symbol | Description | Remarks |
|-----|-----------|-------|--------------------|--------|------------------------|-------------------------------------|
| 39 | E13 | GND | D | GND | GND | |
| 40 | E14 | Power | D | VDDL | 1.2 V power supply | |
| 41 | F1 | Power | D | VDDL | 1.2 V power supply | |
| 42 | F2 | GND | D | GND | GND | |
| 43 | F13 | GND | D | GND | GND | |
| 44 | F14 | Power | D | VDDL | 1.2 V power supply | |
| 45 | G1 | I/O | D | XHS | Horizontal sync signal | |
| 46 | G2 | I | D | SCK | Communication clock | 4-wire: SCK pin I2C: SCL pin |
| 47 | G13 | GND | D | GND | GND | |
| 48 | G14 | Power | D | VDDL | 1.2 V power supply | |
| 49 | H1 | I/O | D | XVS | Vertical sync signal | |
| 50 | H2 | I | D | XCE | Communication enable | 4-wire: XCE pin I2C : Fixed to High |
| 51 | H13 | GND | D | GND | GND | |
| 52 | H14 | Power | D | VDDL | 1.2 V power supply | |
| 53 | J1 | I | D | INCK | Master clock input | |
| 54 | J2 | 0 | D | TOUT | TEST output pin | OPEN |
| 55 | J13 | GND | D | GND | GND | |
| 56 | J14 | Power | D | VDDL | 1.2V power supply | |
| 57 | K1 | Power | D | VDDL | 1.2V power supply | |
| 58 | K2 | GND | D | GND | GND | |
| 59 | K13 | GND | D | GND | GND | |
| 60 | K14 | Power | D | VDDL | 1.2V power supply | |
| 61 | L1 | 0 | D | DLOPA | LVDS output | data |
| 62 | L2 | 0 | D | DLOMA | LVDS output | data |
| 63 | L13 | GND | D | GND | GND | |
| 64 | L14 | Power | D | VDDL | 1.2V power supply | |
| 65 | M1 | Power | D | VDDM | 1.8V power supply | |
| 66 | M2 | GND | D | GND | GND | |
| 67 | M13 | GND | D | GND | GND | |
| 68 | M14 | Power | D | VDDL | 1.2V power supply | |
| 69 | N1 | 0 | D | DLOPB | LVDS output | data |
| 70 | N2 | 0 | D | DLOMB | LVDS output | data |
| 71 | N13 | GND | D | GND | GND | |
| 72 | N14 | Power | D | VDDL | 1.2V power supply | |
| 73 | P1 | 0 | D | DLCKP | LVDS output | clock |
| 74 | P2 | 0 | D | DLCKM | LVDS output | clock |
| 75 | P13 | GND | D | GND | GND | |
| 76 | P14 | Power | D | VDDL | 1.2V power supply | |
| 77 | R1 | 0 | D | DLOPC | LVDS output data | |
| 78 | R2 | 0 | D | DLOMC | LVDS output | data |


| No. | Pin No | I/O | Analog /Digital | Symbol | Description | Remarks |
|-----|-----------|-------|--------------------|--------|-------------------|-----------------|
| 79 | R13 | GND | D | GND | GND | |
| 80 | R14 | Power | D | VDDL | 1.2V power supply | |
| 81 | T1 | Power | D | VDDM | 1.8V power supply | |
| 82 | T2 | GND | D | GND | GND | |
| 83 | T13 | GND | D | GND | GND | |
| 84 | T14 | Power | Α | VDDH | 2.9V power supply | |
| 85 | U1 | 0 | D | DLOPD | LVDS output | data |
| 86 | U2 | 0 | D | DLOMD | LVDS output | data |
| 87 | U3 | GND | Α | GND | GND | |
| 88 | U4 | Power | D | VDDL | 1.2V power supply | |
| 89 | U5 | 0 | D | DMOMC | CSI-2 output | data |
| 90 | U6 | 0 | D | DMOMA | CSI-2 output | data |
| 91 | U7 | GND | D | GND | GND | |
| 92 | U8 | 0 | D | DMCKM | CSI-2 output | clock |
| 93 | U9 | GND | D | GND | GND | |
| 94 | U10 | 0 | D | DMOMB | CSI-2 output | data |
| 95 | U11 | 0 | D | DMOMD | CSI-2 output | data |
| 96 | U12 | Power | D | VDDL | 1.2V power supply | |
| 97 | U13 | GND | Α | GND | GND | |
| 98 | U14 | Power | Α | VDDH | 2.9V power supply | |
| 99 | V1 | _ | _ | N.C. | _ | GND connectable |
| 100 | V2 | GND | D | GND | GND | |
| 101 | V3 | Power | Α | VDDH | 2.9V power supply | |
| 102 | V4 | GND | D | GND | GND | |
| 103 | V5 | 0 | D | DMOPC | CSI-2 output | data |
| 104 | V6 | 0 | D | DMOPA | CSI-2 output | data |
| 105 | V7 | GND | D | GND | GND | |
| 106 | V8 | 0 | D | DMCKP | CSI-2 output | clock |
| 107 | V9 | GND | D | GND | GND | |
| 108 | V10 | 0 | D | DMOPB | CSI-2 output | data |
| 109 | V11 | 0 | D | DMOPD | CSI-2 output | data |
| 110 | V12 | GND | D | GND | GND | |
| 111 | V13 | _ | | N.C. | _ | GND connectable |
| 112 | V14 | _ | | N.C. | _ | GND connectable |

Electrical Characteristics

DC Characteristics

| Item | | Pins | Symbol | Condition | Min. | Тур. | Max. | Unit |
|------------------------|--------------------|---------------------------------------|-----------|--|-----------------------|---------------------|---------------------|------|
| | analog | VDDHx | AV_{DD} | | 2.80 | 2.90 | 3.00 | V |
| Supply voltage | Interface | VDDMx | OV_{DD} | | 1.70 | 1.80 | 1.90 | V |
| | digital | VDDLx | DV_DD | | 1.10 | 1.20 | 1.30 | ٧ |
| | | XHS XVS XCLR INCK XMASTER | VIH | XVS / XHS | 0.8OV _{DD} | ı | _ | > |
| Digital input vol | lage | OMODE SCK SDI XCE XTRIG | VIL | Slave Mode | _ | I | 0.20V _{DD} | > |
| | DLOP [A:D] DLOM | | VCM | Low voltage LVDS | _ | OV _{DD} /2 | _ | ٧ |
| Digital output voltage | | [A:D] DLCKP DLCKM | VOD | Low voltage LVDS (Termination resistance: 100 Ω) | 100 | 150 | 220 | mV |
| | | XHS VOH | | XVS / XHS | OV _{DD} -0.4 | _ | _ | V |
| | | SDO TOUT | VOL | Master Mode | _ | _ | 0.4 | ٧ |





Current Consumption

| | | | Ту | /p. | Ma | | |
|--|----------------------------|------------------------|-----------------------------------|------------------------------|-----------------------------------|------------------------------|------|
| Item | pin | Symbol | Standard luminous intensity | Saturated luminous intensity | Standard luminous intensity | Saturated luminous intensity | Unit |
| Operating current | VDDH | IAV _{DD} | TBD | TBD | TBD | TBD | mA |
| MIPI CSI-2 / 4 Lane 12 bit, 60 frame/s | VDDM | IOV_DD | TBD | TBD | TBD | TBD | mA |
| Full HD 1080p mode | VDDL | IDV_DD | TBD | TBD | TBD | TBD | mA |
| | VDDH IAV _{DD} STB | | TBD | | TBD | | mA |
| Standby current | VDDM | IOV _{DD} _STB | TE | 3D | TBD | | mA |
| | VDDL | IDV _{DD} _STB | TE | 3D | TE | 3D | mA |

Operating current: (Typ.) Supply voltage 2.90 V / 1.8 V / 1.2 V, Tj = $25 ^{\circ}\text{C}$

(Max.) Supply voltage 3.00 V / 1.9 V / 1.3 V, Tj = 60 $^{\circ}$ C, worst state of internal circuit


operating current consumption,

Standby: (Max.) Supply voltage 3.00 V / 1.9 V / 1.3 V, Tj = 60 °C, INCK: 0 V, light-obstructed state.

Standard luminous intensity: luminous intensity at 1/3 of the sensor saturated Saturated luminous intensity: luminous intensity when the sensor is saturated.

AC Characteristics


Master Clock Waveform (INCK)



| Item | Symbol | Min. | Тур. | Max. | Unit | Remarks |
|-----------------------------|---------------------|--------------------------|-------------------|--------------------------|------|---|
| INCK clock frequency | f _{INCK} | f _{INCK} × 0.96 | f _{INCK} | f _{INCK} × 1.02 | MHz | f _{INCK} = 37.125 MHz, 74.25 MHz |
| INCK Low level pulse width | t _{WLINCK} | 4 | _ | _ | ns | f _{INCK} = 37.125 MHz, 74.25 MHz |
| INCK High level pulse width | twhinck | 4 | _ | _ | ns | f _{INCK} = 37.125 MHz, 74.25 MHz |
| INCK clock duty | _ | 45.0 | 50.0 | 55.0 | % | Define with 0.5 × OV _{DD} |
| INCK Rise time | Tr_inck | _ | _ | 5 | ns | 20 % to 80 % |
| INCK Fall time | Tf_inck | _ | l | 5 | ns | 80 % to 20 % |

^{*}The INCK fluctuation affects the frame rate.

XVS / XHS Input Characteristics In Slave Mode (XMASTER pin = High)



| Item | Symbol | Min. | Тур. | Max. | Unit | Remarks |
|----------------------------|--------------------|-----------------------|------|------|------|--------------|
| XHS Low level pulse width | t _{WLXHS} | 4 / f _{INCK} | | _ | ns | |
| XHS High level pulse width | t _{whxhs} | 4 / f _{INCK} | | _ | ns | |
| XVS - XHS fall width | t _{HFDLY} | 1 / f _{INCK} | _ | _ | ns | |
| XHS - XVS rise width | t _{VRDLY} | 1 / f _{INCK} | _ | _ | ns | |
| XVS Rise time | Tr_xvs | _ | _ | 5 | ns | 20 % to 80 % |
| XVS Fall time | Tf_xvs | _ | _ | 5 | ns | 80 % to 20 % |
| XHS Rise time | Tr_xhs | _ | _ | 5 | ns | 20 % to 80 % |
| XHS Fall time | Tf_xhs | _ | _ | 5 | ns | 80 % to 20 % |

XVS / XHS Input Characteristics In Master Mode (XMASTER pin = Low)

^{*} XVS and XHS cannot be used for the sync signal to pixels.


Be sure to detect sync code to detect the start of effective pixels in 1 line.

For the output waveforms in master mode, see the item of "Slave Mode and Master Mode"

SONY IMX307LQD-C


Serial Communication

4-wire



| Item | Symbol | Min. | Тур. | Max. | Unit | Remarks |
|----------------------------|---------------------|-----------------------|------|------|------|--------------------------------|
| SCK clock frequency | f _{SCK} | _ | 1 | 13.5 | MHz | |
| XCLR Low level pulse width | t _{WLXCLR} | 4 / f _{INCK} | 1 | _ | ns | |
| XCE effective margin | t _{ENXCE} | 20 | ı | _ | μs | |
| XCE input set-up time | t _{SUXCE} | 20 | ı | _ | ns | |
| XCE input hold time | t _{HDXCE} | 20 | | _ | ns | |
| XCE High level pulse width | t _{WHXCE} | 20 | ı | _ | ns | |
| SDI input set-up time | t _{SUSDI} | 10 | - | _ | ns | |
| SDI input hold time | t _{HDSDI} | 10 | _ | _ | ns | |
| SDO output delay time | t _{DLSDO} | 0 | ı | 25 | ns | Output load capacitance: 20 pF |
| XCLR Rise time | Tr_xclr | _ | ı | 5 | ns | 20 % to 80 % |
| XCLR Fall time | Tf_xclr | _ | - | 5 | ns | 80 % to 20 % |
| XCE Rise time | Tr_xce | _ | l | 5 | ns | 20 % to 80 % |
| XCE Fall time | Tf_xce | 1 | ı | 5 | ns | 80 % to 20 % |
| SCK Rise time | Tr_sck | | ı | 5 | ns | 20 % to 80 % |
| SCK Fall time | Tf_sck | _ | | 5 | ns | 80 % to 20 % |
| SDI Rise time | Tr_sdi | _ | | 5 | ns | 20 % to 80 % |
| SDI Fall time | Tf_sdi | _ | _ | 5 | ns | 80 % to 20 % |

 I^2C



I²C Specification


| Item | Symbol | Min. | Тур. | Max. | Unit | 条件 |
|--------------------------------------|--------|------------------------|------|------------------------|------|---|
| Low level input voltage | VIL | -0.3 | _ | 0.3 × OV _{DD} | V | |
| High level input voltage | VIH | 0.7 × OV _{DD} | _ | 1.9 | V | |
| Low level input voltage | VOL | 0 | _ | 0.2 × OV _{DD} | V | OVDD < 2 V, Sink 3 mA |
| High level input voltage | VOH | 0.8 × OV _{DD} | _ | _ | V | |
| Output fall time | tof | _ | _ | 250 | ns | Load 10 pF – 400 pF, 0.7 × OV _{DD} – 0.3 × OV _{DD} |
| Input current | li | -10 | - | 10 | μΑ | $0.1 \times OV_{DD} - 0.9 \times OV_{DD}$ |
| Capacitance for SCK (SCL) /SDI (SDA) | Ci | _ | _ | 10 | pF | |

I²C AC Characteristics

| Item | Symbol | Min. | Тур. | Max. | Unit |
|--|---------------------|------|------|------|------|
| SCL clock frequency | f _{SCL} | 0 | _ | 400 | kHz |
| Hold time (Start Condition) | t _{HD;STA} | 0.6 | _ | _ | μs |
| Low period of the SCL clock | t_{LOW} | 1.3 | _ | 1 | μs |
| High period of the SCL clock | t _{HIGH} | 0.6 | _ | ı | μs |
| Set-up time (Repeated Start Condition) | t _{su;sta} | 0.6 | _ | 1 | μs |
| Data hold time | t _{HD;DAT} | 0 | _ | 0.9 | μs |
| Data set-up time | t _{SU;DAT} | 100 | | ı | ns |
| Rise time of both SDA and SCL signals | t _r | _ | _ | 300 | ns |
| Fall time of both SDA and SCL signals | t _f | | | 300 | ns |
| Set-up time (Stop Condition) | t _{su;sto} | 0.6 | _ | _ | μs |
| Bus free time between a STOP and START Condition | t _{BUF} | 1.3 | _ | _ | μs |

DLCKP / DLCKM, DLOP / DLOM

Low Voltage LVDS DDR Output



(Output load capacitance: 8 pF)

| Item | Symbol | Min. | Тур. | Max. | Unit | Remarks |
|------------------------|-------------------|------|------|------|------|-----------------------|
| DLCKP/DLCKM clock duty | _ | 40 | 50 | 60 | % | DLCK = 297 MHz (Max.) |
| DLO set-up time | t _{SUDO} | 400 | _ | _ | ps | Data Rate 297 MHz DDR |
| DLO hold time | t _{HDDO} | 400 | _ | _ | ps | Data Rate 297 MHz DDR |

I/O Equivalent Circuit Diagram

☐ : External pin

| Symbol | Equivalent circuit | Symbol | Equivalent circuit |
|----------------------------------|---|----------------------------------|--|
| OMODE TENABLE | Digital input | XVS XHS | Digital I/O |
| XMASTER XCE | VDDM Digital input | SDO TOUT | Digital I/O |
| XCLR INCK | Digital input | XTRIG | Digital Input |
| SDI SCK | Digital input | VRLFR VRLST | Analog I/O |
| VLOADLM VBGR TAMON | Analog input | DLOPX DLONX DLCKP DLCKM | VDDM VDDM DLOPX DLCKP VDDM DLOMX DLCKM |
| DMOPX DMOMX DMCKP DMCKM | VDDL VDDL DMOPx DMCKP VDDL DMOMX DMCKM | | |

SONY

IMX307LQD-C

Spectral Sensitivity Characteristics

(Excludes lens characteristics and light source characteristics.)

TBD

Image Sensor Characteristics

 $(AV_{DD} = 2.9 \text{ V}, OV_{DD} = 1.8 \text{ V}, DV_{DD} = 1.2 \text{ V}, Tj = 60 ^{\circ}C, All-pixel scan mode, 12 bit 30 frame/s, Gain: 0 dB)$

| Item | Item | | Min. | Тур. | Max. | Unit | Measurement method | Remarks | |
|-----------------------------|-------------------|-----|------|------|------|---------------|--------------------|--|--|
| G sensitivity | | Ø | TBD | TBD | - | Digit (mV) | 1 | 1/30 s storage 12 bit converted value HCG mode | |
| Sensitivity | R/G | RG | TBD | ı | TBD | | 2 | _ | |
| ratio | B/G | BG | TBD | ı | TBD | I | 2 | _ | |
| Saturation sign | Saturation signal | | TBD | | _ | Digit (mV) | 3 | 12 bit converted value LCG mode | |
| Vertical line | | VL | | | TBD | μV | 4 | 12 bit converted value LCG mode | |
| Conversion efficiency ratio | | Rcg | TBD | TBD | TBD | _ | _ | HCG mode / LCG mode | |

Note)

- 1. Converted value into mV using 1Digit = 0.2370 mV for 12-bit output and 1Digit = 0.9479 mV for 10-bit output.
- 2. The video signal shading is the measured value in the wafer status (including color filter) and does not include characteristics of the seal glass.
- 3. The characteristics above apply to effective pixel area that is shown below.

Zone Definition




Image Sensor Characteristics Measurement Method

Measurement Conditions

1. In the following measurements, the device drive conditions are at the typical values of the bias conditions and clock voltage conditions.

2. In the following measurements, spot pixels are excluded and, unless otherwise specified, the optical black (OB) level is used as the reference for the signal output, which is taken as the value of the Gr / Gb channel signal output or the R / B channel signal output of the measurement system.

Color Coding of Physical Pixel Array

The primary color filters of this image sensor are arranged in the layout shown in the figure below. Gr and Gb represent the G signal on the same line as the R and B signals, respectively. The Gb signal and B signal lines and the R signal and Gr signal lines are output successively.

| Gb | В | Gb | В |
|----|----|----|----|
| R | Gr | R | Gr |
| Gb | В | Gb | В |
| R | Gr | R | Gr |

Color Coding Diagram

Definition of standard imaging conditions

◆ Standard imaging condition I:

Use a pattern box (luminance: 706 cd/m², color temperature of 3200 K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0 mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

◆ Standard imaging condition II:

Image a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles. Use a testing standard lens with CM500S (t = 1.0 mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

◆ Standard imaging condition III:

Image a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles. Use a testing standard lens (exit pupil distance - 30 mm) with CM500S (t = 1.0 mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

SONY

IMX307LQD-C

Measurement Method

1. Sensitivity

Set the measurement condition to the standard imaging condition I. After setting the electronic shutter mode with a shutter speed of 1/100 s, measure the Gr and Gb signal outputs (VGr, VGb) at the center of the screen, and substitute the values into the following formula.

$$Sg = (VGr + VGb) / 2 \times 100/30 [mV]$$

2. Sensitivity ratio

Set the measurement condition to the standard imaging condition II. After adjusting the average value of the Gr and Gb signal outputs to TBD mV, measure the R signal output (VR [mV]), the Gr and Gb signal outputs (VGr, VGb [mV]) and the B signal output (VB [mV]) at the center of the screen in frame readout mode, and substitute the values into the following formulas.

3. Saturation signa I

Set the measurement condition to the standard imaging condition II. After adjusting the luminous intensity to 20 times the intensity with the average value of the Gr and Gb signal outputs, TBD mV, measure the average values of the Gr, Gb, R and B signal outputs.

4. Vertical Line

With the device junction temperature of 60 $^{\circ}$ C and the device in the light-obstructed state, calculates each average output of Gr, Gb, R and B on respective columns. Calculates maximum value of difference with adjacent column on the same color (VL [μ V]).

Setting Registers Using Serial Communication

This sensor can write and read the setting values of the various registers shown in the Register Map by 4-wire serial communication and I^2C communication. See the Register Map for the addresses and setting values to be set. Because the two communication systems are judged at the first communication, once they are judged, the communication cannot be switched until sensor reset. The pin for 4-wire serial communication and I^2C communication is shared, so the external pin XCE must be fixed to power supply side when using I^2C communication.

Description of Setting Registers (4-wire)

The serial data input order is LSB-first transfer. The table below shows the various data types and descriptions.

Serial Data Transfer Order


| Chip ID | Start address | Data | Data | Data | |
|---------|---------------|---------|---------|---------|---------|
| (8 bit) | (8 bit) | (8 bit) | (8 bit) | (8 bit) | (8 bit) |

Type and Description

| Туре | Description |
|---------|--|
| Chip ID | 02h: Write to the Chip ID = 02h register 03h: Write to the Chip ID = 03h register 04h: Write to the Chip ID = 04h register 05h: Write to the Chip ID = 05h register 06h: Write to the Chip ID = 06h register 82h: Read from the Chip ID = 02h register 83h: Read from the Chip ID = 03h register 84h: Read from the Chip ID = 04h register 85h: Read from the Chip ID = 05h register 85h: Read from the Chip ID = 05h register 86h: Read from the Chip ID = 06h register |
| Address | Designate the address according to the Register Map. When using a communication method that designates continuous addresses, the address is automatically incremented from the previously transmitted address. |
| Data | Input the setting values according to the Register Map. |

Register Communication Timing (4-wire)

Perform serial communication in sensor standby mode or within in the 6XHS period after the falling edge of XVS from the blanking line output start time after valid line of one frame is finished. For the registers marked "V" in the item of Reflection timing, when the communication is performed in the communication period shown in the figure below they are reflected by frame reflection timing. For the registers noted "Immediately" in the item of Reflection timing, the settings are reflected when the communication is performed. (For the immediate reflection registers other than STANDBY, REGHOLD, XMSTA, SW_RESET, XVSOUTSEL [1:0] and XHSOUTSEL [1:0], set them in sensor standby state.)



Register Write and Read (4-wire)


Follow the communication procedure below when writing registers.

- 1. Set XCE Low to enable the chip's communication function. Serial data input is executed using SCK and SDI.
- 2. Transmit data in sync with SCK 1 bit at a time from the LSB using SDI. Transfer SDI in sync with the falling edge of SCK. (The data is loaded at the rising edge of SCK.)
- 3. Input Chip ID (CID = 02h or 03h or 04h or 05h or 06h) to the first byte. If the Chip ID differs, subsequent data is ignored.
- 4. Input the start address to the second byte. The address is automatically incremented.
- 5. Input the data to the third and subsequent bytes. The data in the third byte is written to the register address designated by the second byte, and the register address is automatically incremented thereafter when writing the data for the fourth and subsequent bytes. Normal register data is loaded to the inside of the sensor and established in 8-bit units.
- 6. The register values starting from the register address designated by the second byte are output from the SDO pin. The register values before the write operation are output. The actual register values are the input data.
- 7. Set XCE High to end communication.


Follow the communication procedure below when reading registers.

- Set XCE Low to enable the chip's communication function. Serial data input is executed using SCK and SDI.
- 2. Transmit data in sync with SCK 1 bit at a time from the LSB using SDI. Transfer SDI in sync with the falling edge of SCK. (The data is loaded at the rising edge of SCK.)
- 3. Input Chip ID (CID = 82h or 83h or 84h or 85h or 86h) to the first byte. If the Chip ID differs, subsequent data is ignored.
- 4. Input the start address to the second byte. The address is automatically incremented.
- 5. Input data to the third and subsequent bytes. Input dummy data in order to read the registers. The dummy data is not written to the registers. To read continuous data, input the necessary number of bytes of dummy data.
- 6. The register values starting from the register address designated by the second byte are output from the SDO pin. The input data is not written, so the actual register values are output.
- 7. Set XCE High to end communication.

Note) When writing data to multiple registers with discontinuous addresses, access to undesired registers can be avoided by repeating the above procedure multiple times.




Serial Communication (Continuous Address)



Serial Communication (Discontinuous Address)

Description of Setting Registers (I²C)

The serial data input order is MSB-first transfer. The table below shows the various data types and descriptions.



Pin connection of serial communication

SLAVE Address

| MSB | | | | | | | | | |
|-----|---|---|---|---|---|---|-----|--|--|
| 0 | 0 | 1 | 1 | 0 | 1 | 0 | R/W | | |

^{*} R/W is data direction bit

R/W


| R / W bit | Data direction | | | |
|-----------|-------------------------|--|--|--|
| 0 | Write (Master → Sensor) | | | |
| 1 | Read (Sensor → Master) | | | |

I²C pin description

| Symbol Pin | | Remarks | | |
|------------------------|--|---------------------------|--|--|
| SCL (Common to SCK) G2 | | Serial clock input | | |
| SDA (Common to SDI) E2 | | Serial data communication | | |

Register Communication Timing (I²C)


In I²C communication system, communication can be performed excluding during the period when communication is prohibited from the falling edge of XVS to 6H after (1H period). For the registers marked "V" in the item of Reflection timing, when the communication is performed in the communication period shown in the figure below they are reflected by frame reflection timing. For the registers noted "Immediately" in the item of Reflection timing, the settings are reflected when the communication is performed. (For the immediate reflection registers other than STANDBY, REGHOLD, XMSTA, SW_RESET, XVSOUTSEL [1:0] and XHSOUTSEL [1:0], set them in sensor standby state.) Using REG_HOLD function is recommended for register setting using I²C communication. For REG_HOLD function, see "Register Transmission Setting" in "Description of Functions".



SONY IMX307LQD-C


Communication Protocol

I²C serial communication supports a 16-bit register address and 8-bit data message type.




Communication Protocol

Data is transferred serially, MSB first in 8-bit units. After each data byte is transferred, A (Acknowledge) / A (Negative Acknowledge) is transferred. Data (SDA) is transferred at the clock (SDL) cycle. SDA can change only while SCL is Low, so the SDA value must be held while SCL is High. The Start condition is defined by SDA changing from High to Low while SCL is High. When the Stop condition is not generated in the previous communication phase and Start condition for the next communication is generated, that Start condition is recognized as a Repeated Start condition.



Repeated Start Condition

After transfer of each data byte, the Master or the sensor transmits an Acknowledge / Negative Acknowledge and release (does not drive) SDA. When Negative Acknowledge is generated, the Master must immediately generate the Stop Condition and end the communication.




Acknowledge and Negative Acknowledge

Register Write and Read (I²C)

This sensor corresponds to four reed modes and the two write modes.

Single Read from Random Location


The sensor has an index function that indicates which address it is focusing on. In reading the data at an optional single address, the Master must set the index value to the address to be read. For this purpose it performs dummy write operation up to the register address. The upper level of the figure below shows the sensor internal index value, and the lower level of the figure shows the SDA I/O data flow. The Master sets the sensor index value to M by designating the sensor slave address with a write request, then designating the address (M). Then, the Master generates the start condition. The Start Condition is generated without generating the Stop Condition, so it becomes the Repeated Start Condition. Next, when the Master sends the slave address with a read request, the sensor outputs an Acknowledge immediately followed by the index address data on SDA. After the Master receives the data, it generates a Negative Acknowledge and the Stop Condition to end the communication



Single Read from Random Location

Single Read from Current Location

After the slave address is transmitted by a write request, that address is designated by the next communication and the index holds that value. In addition, when data read/write is performed, the index is incremented by the subsequent Acknowledge/Negative Acknowledge timing. When the index value is known to indicate the address to be read, sending the slave address with a read request allows the data to be read immediately after Acknowledge. After receiving the data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication, but the index value is incremented, so the data at the next address can be read by sending the slave address with a read request.




Single Read from Current Location



Sequential Read Starting from Random Location


In reading data sequentially, which is starting from an optional address, the Master must set the index value to the start of the addresses to be read. For this purpose, dummy write operation includes the register address setting. The Master sets the sensor index value to M by designating the sensor slave address with a read request, then designating the address (M). Then, the Master generates the Repeated Start Condition. Next, when the Master sends the slave address with a read request, the sensor outputs an Acknowledge followed immediately by the index address data on SDA. When the Master outputs an Acknowledge after it receives the data, the index value inside the sensor is incremented and the data at the next address is output on SDA. This allows the Master to read data sequentially. After reading the necessary data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication.



Sequential Read Starting from Random Location

Sequential Read Starting from Current Location

When the index value is known to indicate the address to be read, sending the slave address with a read request allows the data to be read immediately after the Acknowledge. When the Master outputs an Acknowledge after it receives the data, the index value inside the sensor is incremented and the data at the next address is output on SDA. This allows the Master to read data sequentially. After reading the necessary data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication.




Sequential Read Starting from Current Location



Single Write to Random Location


The Master sets the sensor index value to M by designating the sensor slave address with a write request, and designating the address (M). After that the Master can write the value in the designated register by transmitting the data to be written. After writing the necessary data, the Master generates the Stop Condition to end the communication.



Single Write to Random Location

Sequential Write Starting from Random Location

The Master can write a value to register address M by designating the sensor slave address with a write request, designating the address (M), and then transmitting the data to be written. After the sensor receives the write data, it outputs an Acknowledge and at the same time increments the register address, so the Master can write to the next address simply by continuing to transmit data. After the Master writes the necessary number of bytes, it generates the Stop Condition to end the communication.



Sequential Write Starting from Random Location

Register Map

This sensor has a total of 1280 bytes (256×5) of registers, composed of registers with addresses 00h to FFh that correspond to Chip ID = 02h (write mode) / 82h (read mode), Chip ID = 03h (write mode) / 83h (read mode), Chip ID = 04h (write mode) / 84h (read mode), Chip ID = 05h (write mode) / 85h (read mode), and Chip ID = 06h (write mode) / 86h (read mode). Use the initial values for empty address. Some registers must be change from the initial values, so the sensor control side should be capable of setting 1280 bytes.

The values must be changed from the default value, so initial setting after reset is required after power-on. There are two different register reflection timing. Values are reflected immediately after writing to register noted as "Immediately", or at the frame reflection register reflection timing described in the item of "Register Communication Timing" in the section of "Setting Registers with Serial Communication" for registers noted as "V" in the Reflection timing column of the Register Map. For the immediate reflection registers other than belows, set them in sensor standby state.

STANDBY REGHOLD XMSTA SW_RESET XVSOUTSEL [1:0] XHSOUTSEL [1:0]

Do not perform communication to addresses not listed in the Register Map. Doing so may result in operation errors. However, other registers that requires communication to address not listed above may be added, so addresses up to FFh should be supported for CID = 02h, 03h, 04h, 05h and 06h. (In I^2 C communication, address; 3000h to 30FFh, 3100h to 31FFh, 3200h to 32FFh, 3300h to 33FFh, 3400h to 34FFh)

For the register that is writing " * " to the setting value in description (Indicated by red letter), change the value from the default value after the reset.

(1) Registers corresponding to Chip ID = 02h in Write mode. (Read: Chip ID = 82h)

| Add | Iress | L. 14 | Register | Description | | | Reflection |
|--------|------------------|--|------------------|---|--|--|-------------|
| 4-wire | I ² C | bit | name Description | | By register | By address | timing |
| | | 0 | STANDBY | Standby 0: Operating 1: Standby | 1h | | Immediately |
| | | 1 | | Fixed to "0h" | 0h | | _ |
| | | 2 | | Fixed to "0h" | 0h | | _ |
| 00h | 3000h | 3 | | Fixed to "0h" | register address 1h 0h 0h 0h 0h 0h 0h 0h 0h 0h | _ | |
| | | 4 | | Fixed to "0h" | 0h | | _ |
| | | 5 | | Fixed to "0h" | 0h | | _ |
| | | 6 | | Fixed to "0h" | 0h | | _ |
| | | 7 | | Fixed to "0h" | 0h | er address Ir O1h O1h Ir O0h Ir O1h Ir | _ |
| | | 0 | REGHOLD | Register hold (Function not to update V reflection register) 0: Invalid 1: Valid | 0h | | Immediately |
| | | 1 | | | ł | | _ |
| 01h | 3001h | 2 | | | 0h | 00h | _ |
| 0111 | | 3 | | Fixed to "0h" | 0h | | _ |
| | | 4 | | Fixed to "0h" | 0h | | _ |
| | | 5 | | Fixed to "0h" | 0h | | _ |
| | | 6 | | Fixed to "0h" | 0h | | _ |
| | | 7 | | Fixed to "0h" | 0h | | _ |
| | | 0 | XMSTA | Setting of master mode operation 0: Master mode operation start 1: Master mode operation stop | 1h | | Immediately |
| | | 1 | | Fixed to "0h" | ł | | _ |
| 02h | 3002h | 2 | | Fixed to "0h" | 1 | 01h | _ |
| 0211 | 300211 | 3 | | Fixed to "0h" | 0h | 0111 | _ |
| | | 4 | | Fixed to "0h" | ł | | _ |
| | | 5 | | 1 | 1 | | _ |
| | | 7 Fixed to "0h" C Register hold (Function not to update V reflection register) C | 1 | | _ | | |
| | | 7 | | | 0h | | _ |
| | | 0 | SW_RESET | 0: Operating | 0h | | Immediately |
| | | 1 | | Fixed to "0h" | 0h | | _ |
| 026 | 20025 | 2 | | Fixed to "0h" | 0h | 006 | _ |
| 03h | 300311 | 3 | | Fixed to "0h" | 0h | UUII | _ |
| | | 4 | | Fixed to "0h" | 0h | | _ |
| | | 5 | | Fixed to "0h" | 0h | | _ |
| | | 6 | | Fixed to "0h" | 0h | | _ |
| | | 7 | | Fixed to "0h" | 0h | | _ |
| 04h | 3004h | [7:0] | | Fixed to "10h" | 10h | 10h | _ |



| Address | | | Register | | Default value after reset | | Reflection |
|---------|------------------|-------|---------------|---------------------------------------|------------------------------|---------|------------|
| 4 wire | I ² C | bit | name | Description | Ву | Ву | timing |
| 4-wire | 10 | | | | register | address | |
| 05h | 3005h | 0 | ADBIT | AD conversion bits setting | 1h | 01h | ., |
| | | | | 0: 10 bit, 1: 12 bit | 1h | | V |
| | | 1 | _ | Fixed to "0h" | 0h | | _ |
| | | 2 | _ | Fixed to "0h" | 0h | | _ |
| | | 3 | _ | Fixed to "0h" | 0h | | _ |
| | | 4 | _ | Fixed to "0h" | 0h | | _ |
| | | 5 | _ | Fixed to "0h" | 0h | | _ |
| | | 6 | _ | Fixed to "0h" | 0h | | _ |
| | | 7 | _ | Fixed to "0h" | 0h | | _ |
| 06h | 3006h | [7:0] | _ | Fixed to "00h" | 00h | 00h | V |
| | | | | Vertical (V) direction | | 00h | |
| | 3007h | 0 | VREVERSE | readout inversion control | 0h | | V |
| | | | | 0: Normal, 1: Inverted | | | |
| | | 1 | HREVERSE | Horizontal (H) direction | 0h | | |
| | | | | readout inversion control | | | V |
| | | | | 0: Normal, 1: Inverted | | | |
| 07h | | 2 | _ | Fixed to "0h" | 0h | | _ |
| | | 3 | _ | Fixed to "0h" | 0h | | _ |
| | | 4 | | Window mode setting | Oh | | |
| | | | | 0: Full HD1080p | | | |
| | | 6 | WINMODE [2:0] | 1: HD720p | | | V |
| | | | | 4: Window cropping from Full HD 1080p | | | |
| | | | | Others: Setting prohibited | | | |
| | | 7 | _ | Fixed to "0h" | 0h | | _ |
| 08h | 3008h | [7:0] | _ | Fixed to "A0h" | A0h | A0h | _ |
| 09h | 3009h | 1 | FRSEL [1:0] | Frame rate (Data rate) setting | 1h | | |
| | | | | For details, see the register setting | | | V |
| | | | | list in each operation mode. | | | - |
| | | | | · | Oh | | |
| | | 2 | _ | Fixed to "0h" | 0h | | _ |
| | | 3 | _ | Fixed to "0h" | 0h | 01h | _ |
| | | | FDG_SEL | Conversion gain switching 0: LCG Mode | 0h | | |
| | | | | | | | V |
| | | | | 1: HCG Mode | Oh | | |
| | | 5 | _ | Fixed to "0h" | 0h | | |
| | | 6 | _ | Fixed to "0h" | 0h | | _ |
| | | 7 | _ | Fixed to "0h" | 0h | | _ |

SONY

| Address | | | Register | 5 | Default value after reset | | Reflection |
|-----------------|---------------------|----------------------------|----------------|---|---------------------------|------------|------------|
| 4-wire | I ² C | bit | name | Description | By register | By address | timing |
| 0Ah | 300Ah | 0 | BLKLEVEL [8:0] | LSB | 0F0h | F0h | V |
| | | 1 | | Black level offset value setting | | | |
| | | 2 | | | | | |
| | | 3 | | | | | |
| | | 4 | | | | | |
| | | 5 | | | | | |
| | | 6 | | | | | |
| | | 7 | | | | | |
| 0Bh | 300Bh | 0 | | MSB | | 00h | |
| | | 1 | _ | Fixed to "0h" | 0h | | _ |
| | | 2 | _ | Fixed to "0h" | 0h | | _ |
| | | 3 | _ | Fixed to "0h" | 0h | | _ |
| | | 4 | _ | Fixed to "0h" | 0h | | _ |
| | | 5 | _ | Fixed to "0h" | 0h | | _ |
| | | 6 | _ | Fixed to "0h" | 0h | | _ |
| | | 7 | ı | Fixed to "0h" | 0h | | _ |
| 0Ch ∼ 13h | 300Ch ~ 3013h | [7:0] | - | Reserved | - | _ | _ |
| 14h | 3014h | 0 | | LSB | | | |
| | | 1 2 3 4 5 6 | GAIN [7:0] | Gain setting (0.0 dB to 72.0 dB / 0.3 dB step) MSB | 00h | 00h | V |
| 15h ~ 17h | 3015h ~ 3017h | [7:0] | - | Reserved | _ | _ | _ |



| Add | lress | | Register | 5 | | t value reset | Reflection |
|-----------|------------------|---------------------------------|-------------|---|----------------------------|------------------|------------|
| 4-wire | I ² C | bit | name | Description | By register | By address | timing |
| 18h | 3018h | 5 6 7 | | When sensor master mode vertical span setting. (Number of operation lines count from 1) | J | 65h | |
| 19h | 3019h | 1 2 3 4 5 6 7 | VMAX [17:0] | For details, see the item of "Slave Mode and Master Mode" in the section of "Description of Various Functions" | 0465h | 04h | V |
| 1Ah | 301Ah | 0 1 2 3 4 5 | | MSB Fixed to "0h" | 0h 0h 0h 0h 0h | 00h | |
| 451 | 00151 | 7 | _ | Fixed to "0h" | 0h | 0.01 | _ |
| 1Bh | 301Bh | [7:0] 0 | _ | Fixed to "00h" LSB | 00h | 00h | _ |
| 1Ch | 301Ch | 1 2 3 4 5 6 7 | | When sensor master mode horizontal span setting. (Number of operation clocks count from 1) | | 98h | |
| 1Dh | 301Dh | 0 1 2 3 4 5 6 | HMAX [15:0] | For details, see the item of "Slave Mode and Master Mode " in the section of "Description of Various Functions" | 0898h | 08h | V |
| 1Eh 301Eh | | | _ | Fixed to "B2h" | B2h | B2h | _ |
| 1Fh | | | _ | Fixed to "01h" | 01h | 01h | _ |



| 4-wire 1°C 0 | Add | Iress | | Register | 5 | Defaul after | t value reset | Reflection |
|--|--------|------------------|-----|----------------|---------------------------------------|-----------------|------------------|------------|
| Second S | 4-wire | I ² C | bit | | Description | Ву | Ву | |
| 20h 3020h | | | 0 | | LSB | | | |
| 20h 3020h 3 4 5 6 7 7 7 | | | | | | | | |
| 20h 3020h 4 | | | | | | | | |
| A | 20h | 3020h | | | | | 00h | |
| Section Sect | | | | | | | | |
| To Company Shear Company Shear Company Shear Company Compa | | | | | | | | |
| ShS1 [17:0] Storage time adjustment Designated in line units. O0000h V | | | | | | | | |
| 1 SHS1 17:0 Designated in line units. 000000 | | | | | Storago timo adjustment | | | |
| 21h 3021h 3 | | | | SHS1 [17:0] | | 00000h | | V |
| 21h 3021h 3 4 5 6 6 7 7 6 6 7 7 6 7 7 | | | | | Doorginated in into drinte. | | | |
| 21h 302h | | | | | | | | |
| S | 21h | 3021h | | | | | 00h | |
| 1 | | | | | | | | |
| 22h 3022h | | | 6 | | | | | |
| 1 | | | 7 | | | | | |
| 2 | | | 0 | | | | | |
| 3022h | | | | | | | | |
| 22h 302h 4 | | | | _ | | | | _ |
| A | 22h | 3022h | | _ | | | 00h | _ |
| Section Sect | | | | _ | | | | |
| T | | | | | | | | _ |
| 23h 3023h (7:0) to to 3039h (7:0) | | | | | | | | |
| to 3039h to 3039h [7:0] Reserved — — — — — — — — — — — — — — — — — — — | 23h | 3023h | | _ | Fixed to oii | OH | | _ |
| 39h 3039h | | | | | Reserved | _ | _ | _ |
| SAh 303Ah 3 | | | | | | | | |
| 3Ah 303Ah 3 | | | 0 | LSB | | | | |
| 303Ah 303Ah 303Ah 303Ah 303Ah 4 | | | | | | | | |
| 303Ah 303Ah 3 | | | 2 | WINWV_OB [3:0] | | Ch | | |
| 4 | | | | | | | 001 | |
| S | 3Ah | 303Ah | | | | 01 | 0Ch | V |
| Second | | | | _ | | | | |
| Total Content of Total Content of Total Content of Total Content of Content | | | | | | | | |
| 3Bh 303Bh [7:0] — Fixed to "00h" 00h 00h — | | | | | | | | |
| 303Ch 303Ch 3 | 3Bh | 303Bh | | | | | 00h | _ |
| 303Ch | | | | | | | | |
| 303Ch 303Ch 4 | | | | | | | | |
| 303Ch | | | 2 | | | | | |
| 1 | 2Ch | 202Ch | | | | | OOh | |
| Cropping position (Vertical position) | 3011 | 303CII | 4 | | In window cropping mode | | OOH | |
| T | | | | WINPV [10:0] | • | 000h | | V |
| 3Dh 303Dh | | | | | cropping position (Vertical position) | | | |
| 3Dh 303Dh 1 | | | | | | | | |
| 303Dh | | | | - | | | | |
| 303Dh 303Dh 3 — Fixed to "0h" Oh Oh 5 — Fixed to "0h" Oh Oh 6 — Fixed to "0h" Oh — | | | | | MCD | | | |
| 303Dh | | | | | | Ωh | | |
| 5 — Fixed to "0h" — — — — — — — — — — — — — — — — — — — | 3Dh | 303Dh | | | | | 00h | |
| 6 — Fixed to "0h" — — | | | | | | | | |
| | | | | | | | | |
| | | | 7 | _ | Fixed to "0h" | 0h | | _ |



| Add | Iress | L 14 | Register | Description | Defaul after | t value reset | Reflection |
|------------------|--|--------------------------------------|-------------------|---|----------------------|------------------|------------|
| 4-wire | I ² C | bit | name | Description | By register | By address | timing |
| 3Eh | 303Eh | 0 1 2 3 4 5 6 | WINWV [10:0] | In window cropping mode Cropping size designation (Vertical direction | 449h | 49h | V |
| 3Fh | 303Fh | 0 1 2 3 4 5 6 | | MSB Fixed to "0h" | Oh Oh Oh Oh | 04h | |
| 40h | 3040h | 0 1 2 3 4 | WINPH [10:0] | In window cropping mode Designation of upper left coordinate for cropping position (horizontal position) Set to become the multiple of four | 000h | 00h | V |
| 41h | 3041h | 0 1 2 3 4 5 6 | — — — — | MSB Fixed to "0h" | Oh Oh Oh Oh | 00h | |
| 42h | 3042h | 0 1 2 3 4 5 6 7 | — WINWH [10:0] | In window cropping mode Cropping size designation (horizontal direction) Set to become the multiple of four | 79Ch | 9Ch | v |
| 43h | 3043h | 3043h 0 1 2 3 - 4 - 5 - 6 - 7 | | MSB Fixed to "0h" | 0h 0h 0h 0h | 07h | |
| 44h to 45h | 44h 3044h [7:0] to to to — Reserved | | | _ | _ | - | |

IMX307LQD-C

| Add | lress | | Register | | | t value | Reflection |
|--------|------------------|-------|-----------------|---|----------------|-------------------------|-------------|
| 4-wire | I ² C | bit | name | Description | Ву | Ву | timing |
| | | 0 | ODBIT | Number of output bit setting 0: 10 bit, 1: 12 bit * In CSI-2 mode (OMODE = Low), Fixed to "1h". | register 1h | address | Immediately |
| | | 1 | _ | Fixed to "0h" | 0h | | _ |
| | | 2 | _ | Fixed to "0h" | 0h | | _ |
| | | 3 | _ | Fixed to "0h" | 0h | | _ |
| 46h | 3046h | 4 | | Output interface selection (In CSI-2, don't care. CSI-2 Interface will be selected by Chip ID: 06h register.) | | E1h | |
| | | 6 | OPORTSEL [3:0] | Dh: LVDS 2 ch Eh: LVDS 4 ch | Eh | | Immediately |
| | | ′ | | Others: Setting prohibited | | | |
| 47h | 3047h | [7:0] | _ | Fixed to "01h" | 01h | 01h | _ |
| | | 0 | _ | Fixed to "0h" | 0h | | _ |
| | | 1 | _ | Fixed to "0h" | 0h | | _ |
| | | 2 | _ | Fixed to "0h" | 0h | | _ |
| | | 3 | _ | Fixed to "0h" | 0h | E1h O1h O0h O8h III | _ |
| 48h | 3048h | 4 | XVSLNG [1:0] | XVS pulse width setting in master mode. (In slave mode, setting is invalid.) | 0h | | Immediately |
| | | 5 | | 0: 1H, 1: 2H, 2: 4H, 3: 8H | | | |
| | | 6 | _ | Fixed to "0h" | 0h | | _ |
| | | 7 | _ | Fixed to "0h" | 0h | | _ |
| | | 0 | _ | Fixed to "0h" | 0h | | _ |
| | | 1 | _ | Fixed to "0h" | 0h | | _ |
| | | 2 | _ | Fixed to "0h" | 0h | | _ |
| | | 3 | _ | Fixed to "1h" | 1h | | _ |
| 49h | 3049h | 4 | VIIOLNIO MAIO | XHS pulse width setting in master mode. | Oh | 08h | |
| | | 5 | XHSLNG [1:0] | (In slave mode, setting is invalid.) 0: Min. to 3: Max. | 0h | | Immediately |
| | | 6 | _ | Fixed to "0h" | 0h | | _ |
| | | 7 | _ | Fixed to "0h" | 0h | | _ |
| 4Ah | 304Ah | [7:0] | _ | Fixed to "00h" | 00h | 00h | _ |
| | | 0 | XVSOUTSEL [1:0] | XVS pin setting in master mode 0: Fixed to High | 0h | | Immediately |
| | | 1 | . , | 2: VSYNC output Others: Setting prohibited | | | j |
| 4Bh | 304Bh | 3 | XHSOUTSEL [1:0] | XHS pin setting in master mode 0: Fixed to High 2: HSYNC output Others: Setting prohibited | 0h | 00h | Immediately |
| | | 4 | _ | Fixed to "0h" | 0h | | _ |
| | | 5 | | Fixed to "0h" | 0h | | _ |
| | | 6 | _ | Fixed to "0h" | 0h | | _ |
| | | 7 | _ | Fixed to "0h" | 0h | | _ |

| Add | lress | | Register | | | t value reset | Reflection |
|--------|------------------|----------|----------|-------------------------------------|----------|------------------|-------------|
| 4-wire | I ² C | bit | name | Description | Ву | Ву | timing |
| | . • | <u> </u> | | | register | address | |
| 4Ch | 304Ch | [7:0] | | | | | |
| to | to | to | _ | Reserved | _ | _ | _ |
| 5Bh | 305Bh | [7:0] | | | | | |
| 5Ch | 305Ch | [7:0] | INCKSEL1 | The value is set according to INCK. | 0Ch | 0Ch | Immediately |
| 5Dh | 305Dh | [7:0] | INCKSEL2 | The value is set according to INCK. | 00h | 00h | Immediately |
| 5Eh | 305Eh | [7:0] | INCKSEL3 | The value is set according to INCK. | 10h | 10h | Immediately |
| 5Fh | 305Fh | [7:0] | INCKSEL4 | The value is set according to INCK. | 01h | 01h | Immediately |
| 60h | 3060h | [7:0] | | | | | |
| to | to | to | _ | Reserved | _ | _ | _ |
| 9Dh | 309Dh | [7:0] | | | | | |
| 9Eh | 309Eh | [7:0] | _ | Set to "4Ah" | 5Ah | 5Ah | Immediately |
| 9Fh | 309Fh | [7:0] | _ | Set to "4Ah" | 5Ah | 5Ah | Immediately |
| A0h | 30A0h | [7:0] | | | | | |
| to | to | to | _ | Reserved | _ | _ | _ |
| FFh | 30FFh | [7:0] | | | | | |

(2) Registers corresponding to Chip ID = 03h in Write mode. (Read: Chip ID = 83h)

| Ado | dress | | Register | Donadakan | | t value reset | Reflection |
|------------------|----------------------|-------|----------|--|----------------|------------------|-------------|
| 4-wire | I ² C | bit | name | Description | By register | By address | timing |
| 00h to 27h | 3100h to 3127h | to | _ | Reserved | _ | _ | _ |
| 28h | 3128h | [7:0] | _ | Set to "04h" | 05h | 05h | _ |
| 29h | 3129h | [7:0] | ADBIT1 | The value is set according to AD conversion bits 10 bit: 1Dh 12 bit: 00h | 1Dh | 1Dh | _ |
| 2Ah to 3Ah | 312Ah to 313Ah | to | 1 | Reserved | ı | _ | _ |
| 3Bh | 313Bh | [7:0] | _ | Set to "41h" | 51h | 51h | _ |
| to | 313Ch to 315Dh | to | _ | Reserved | - | _ | _ |
| 5Eh | | | INCKSEL5 | The value is set according to INCK. INCK = 74.25 MHz: 1Bh INCK = 37.125 MHz: 1Ah | 1Bh | 1Bh | Immediately |
| 5Fh to 63h | 315Fh to 3163h | to | - | Reserved | _ | _ | - |
| 64h | 3164h | [7:0] | INCKSEL6 | The value is set according to INCK. INCK = 74.25 MHz: 1Bh INCK = 37.125 MHz: 1Ah | 1Bh | 1Bh | Immediately |
| 65h to 7Bh | 3165h to 317Bh | to | - | Reserved | _ | _ | - |
| 7Ch | 317Ch | | ADBIT2 | The value is set according to AD conversion bits 10 bit: 12h 12 bit: 00h | 12h | 12h | _ |
| 7Dh to EBh | 317Dh to 31EBh | to | _ | Reserved | _ | _ | _ |
| ECh | 31ECh | [7:0] | ADBIT3 | The value is set according to AD conversion bits 10 bit: 37h 12 bit: 0Eh | 37h | 37h | _ |
| to | 31EDh to 31FFh | to | _ | Reserved | _ | _ | _ |

(3) Registers corresponding to Chip ID = 04h in Write mode. (Read: Chip ID = 84h)

| Ado | dress | | Register | Description | Default value after reset | | Reflection |
|--------|------------------|-------|----------|-------------|------------------------------|---------------|------------|
| 4-wire | I ² C | DIL | name | Description | By register | By address | timing |
| 00h | 3200h | [7:0] | | | | | |
| to | to | to | _ | Reserved | _ | _ | _ |
| FFh | 32FFh | [7:0] | | | | | |

(4) Registers corresponding to Chip ID = 05h in Write mode. (Read: Chip ID = 85h)

| Add | dress bit F | | Register | Default after re | | | Reflection |
|--------|------------------|-------|----------|------------------|----------------|---------------|------------|
| 4-wire | I ² C | DIL | name | Description | By register | By address | timing |
| 00h | 3300h | [7:0] | | | | | |
| to | to | to | _ | Reserved | _ | _ | _ |
| FFh | 33FFh | [7:0] | | | | | |

(5) Registers corresponding to Chip ID = 06h in Write mode. (Read: Chip ID = 86h) * These registers are set in CSI-2 interface only.

| Add | Iress | | Register | | | t value reset | Reflection | | |
|------------------|----------------------|---------------------------------|----------------------|---|----------------|------------------|-------------|--|--|
| 4-wire | I ² C | bit | name | Description | By register | By address | timing | | |
| 00h to 04h | 3400h to 3404h | [7:0] to [7:0] | _ | Reserved | _ | _ | _ | | |
| | | 0 | _ | Fixed to "0h" | 0h | | _ | | |
| | | 1 | _ | Fixed to "0h" | 0h | | _ | | |
| | | 2 | _ | Fixed to "0h" | 0h | | _ | | |
| | | 3 | _ | Fixed to "0h" | 0h | | _ | | |
| 05h | 3405h | 5 | REPETITION [1:0] | * Refer to "Output signal Interface Control" | 2h | 20h 2h | | | |
| | | 6 | | section. Fixed to "0h" | 0h | | | | |
| | | 6 7 | _ | Fixed to "0h" | 0h | | _ | | |
| 06h | 3406h | | _ | Fixed to "00h" | 00h | 00h | _ | | |
| 0011 | 340011 | [7:0] | PHYSICAL_ | Fixed to doi! | 0011 | 0011 | _ | | |
| | | 1 | LANE_NUM [1:0] | Physically connect the Lane number | 3h | | Immediately | | |
| | | 2 | _ | Fixed to "0h" | 0h | | | | |
| 07h | 3407h | 3 | _ | Fixed to "0h" | 0h | 03h | | | |
| | | 4 | _ | Fixed to "0h" | 0h | | | | |
| | | 5 | _ | Fixed to "0h" | 0h | | | | |
| | | 6 | _ | Fixed to "0h" | 0h | | | | |
| 006 | 3408h | 7 | _ | Fixed to "0h" | 0h | | _ | | |
| 08h to 13h | to 3413h | [7:0] to [7:0] | _ | Reserved | _ | _ | _ | | |
| | | 0 | | LSB | | | | | |
| 14h | 3414h | 1 2 3 4 5 | OPB_SIZE_V [5:0] | Vertical (V) direction OB width setting. * Refer to each operating setting. MSB | 0Ah | 0Ah | Immediately | | |
| | | 6 | _ | Fixed to "0h" | 0h | | _ | | |
| | | 7 | _ | Fixed to "0h" | 0h | | _ | | |
| 15h to 17h | 3415h to 3417h | [7:0] to [7:0] | _ | Reserved | _ | _ | _ | | |
| 18h | 3418h | 0 1 2 3 4 5 6 | Y_OUT_SIZE [12:0] | Vertical (V) direction effective pixel width setting. | 0449h | 49h | Immediately | | |
| 19h 3419h | | 0 1 2 3 4 5 | _ | * Refer to each operating setting. MSB Fixed to "0h" Fixed to "0h" | 0h | 04h | _ | | |
| | | | | Fixed to "0h" | 0h | | | | |
| | | 7 | _ | Fixed to "0h" | 0h | | _ | | |



| Add | dress | h:4 | Register | Description | Defaul after | | Reflection |
|------------------|----------------------|----------------------|----------------------------|--|-----------------|------------|---------------|
| 4-wire | I ² C | bit | name | Description | By register | By address | timing |
| 1Ah to 40h | 341Ah to 3440h | [7:0] to [7:0] | - | Reserved | 1 | 1 | 1 |
| 41h | 3441h | [7:0] | CSI_DT_FMT | LSB | | 0Ch | |
| 42h | 3442h | [7:0] | [15:0] | RAW10: 0A0Ah / RAW12: 0C0Ch MSB | 0C0Ch | 0Ch | Immediately |
| 43h | 3443h | [1:0] | CSI_LANE_ MODE [1:0] | Lane number setting 0: Setting prohibited, 1: 2Lane, 3: 4Lane 2: Setting prohibited Fixed to "00h" | 3h 00h | 03h | Immediately |
| 44h | 3444h | [7:0] | | LSB Master clock frequency | | 40h | |
| 45h | 3445h | [7:0] | EXTCK_FREQ [15:0] | 2520h: INCK = 37.125 MHz 4A40h: INCK = 74.25 MHz MSB | 4A40h | 4Ah | Immediately |
| 46h | 3446h | [7:0] 0 | TCLKPOST[8:0] | Global timing setting | 047h | 47h | Immediately |
| 47h | 3447h | [7:1] | _ | Fixed to "00h" | 00h | 00h | |
| 48h | 3448h | [7:0] 0 | THSZERO[8:0] | Global timing setting | 01Fh | 1Fh | Immediately |
| 49h | 3449h | [7:1] | _ | Fixed to "00h" | 00h | 00h | Illinediately |
| 4Ah | 344Ah | [7:0] 0 | THSPREPARE [8:0] | Global timing setting | 017h | 17h | Immediately |
| 4Bh | 344Bh | [7:1] | _ | Fixed to "00h" | 00h | 00h | odiatory |
| 4Ch | 344Ch | 0 | TCLKTRAIL[8:0] | Global timing setting | 00Fh | 0Fh | Immediately |
| 4Dh | 344Dh | [7:1] | _ | Fixed to "00h" | 00h | 00h | |
| 4Eh | 344Eh | [7:0] 0 | THSTRAIL[8:0] | Global timing setting | 017h | 17h | Immediately |
| 4Fh | 344Fh | [7:1] | _ | Fixed to "00h" | 00h | 00h | miniculatory |
| 50h | 3450h | [7:0] 0 | TCLKZERO[8:0] | Global timing setting | 047h | 47h | Immediately |
| 51h | 3451h | [7:1] | _ | Fixed to "00h" | 00h | 00h | minediately |
| 52h | 3452h | | TCLKPREPARE | Global timing setting | 00Fh | 0Fh | Imm a distate |
| 53h | 3453h | 0 [7:1] | [8:0] — | Fixed to "00h" | 00h | 00h | Immediately |

| Add | lress | | Register | | | t value reset | Reflection |
|------------------|----------------------|----------------------|----------------------|--|----------------|------------------|-------------|
| 4-wire | I ² C | bit | name | Description | By register | By address | timing |
| 54h | 3454h | [7:0] | TLPX[8:0] | Global timing setting | 00Fh | 0Fh | |
| 55h | 3455h | 0 | / .[0.0] | Fixed to "00h" | 00h | 00h | Immediately |
| 56h | 3456h | [7:1] | _ | Fixed to OUTI | UUII | | |
| to | to | [7:0] to | | Reserved | _ | | |
| 71h | 3471h | [7:0] | _ | inteserved | | | _ |
| 7 111 | 017111 | 0 | | LSB | | | |
| | | 1 | | | | | |
| | | 2 | | | | | |
| 701 | 3 | | | | | 0.01 | |
| 72h | 3472h | 4 | | | | 9Ch | |
| | | 5 | V OUT CIZE | Horizontal (H) direction effective | | | |
| | | 6 | X_OUT_SIZE [12:0] | pixel width setting. | 079Ch | | Immediately |
| | | 7 | [12.0] | * Refer to each operating setting. | | | |
| | | 0 | | recief to each operating setting. | | | |
| | | 1 | | | | | |
| | | 2 | | | | | |
| 73h | 3473h | 3 | | | | 07h | |
| | | 4 | | MSB | - | | |
| | | 5 | _ | Fixed to "0h" | 0h | | _ |
| | | 6 | _ | Fixed to "0h" | 0h | | |
| 746 | 3474h | 7 | _ | Fixed to "0h" | 0h | | |
| 74h to | 3474fi to | [7:0] to | | Reserved | | | |
| 7Fh | 347Fh | [7:0] | _ | Neserveu | _ | _ | _ |
| 80h | | | INCKSEL7 | The value is set according to INCK. INCK = 74.25 MHz: 92h INCK = 37.125 MHz: 49h | 92h | 92h | Immediately |
| 81h to FFh | 3481h to 34FFh | [7:0] to [7:0] | - | Reserved | _ | _ | _ |

Readout Drive mode

The table below lists the operating modes available with this sensor. (N/A: Not supported mode)

| | | | 4.0 | 0.1.1 | | | D | ata rate | |
|----------|--------------|--------|---------------|---------------------|---------------|--------|--------|-----------|--------|
| Window | Mode | INCK | AD conversion | Output bit width | Frame rate | Serial | LVDS | CSI-2 | |
| VVIIIGOV | WIOGE | [MHz] | | | | [Mbps | s/ch] | [Mbps/Lar | ne] |
| | | | [bit] | [bit] | [frame/s] | 2 ch | 4 ch | 2 Lane | 4 Lane |
| | All pival | 37.125 | 10/12 | 10/12 | 30 / 25 | 445.5 | 222.75 | 445.5 | 222.75 |
| Full HD | All pixel | 74.25 | 10/12 | 10/12 | 60 / 50 | N/A | 445.5 | 891 | 445.5 |
| 1080p | Window | 37.125 | 10/12 | 10/12 | *1 | 445.5 | 222.75 | 445.5 | 222.75 |
| | cropping | 74.25 | 10/12 | 10/12 | *2 | N/A | 445.5 | 891 | 445.5 |
| UD720a | All pivol | 37.125 | 10/12 | 10/12 | 30 | 297 | 148.5 | 297 | 148.5 |
| HD720p | All-pixel 74 | 74.25 | 10/12 | 10/12 | 60 | 594 | 297 | 594 | 297 |

^{*1:} FRSEL = 2h

^{*2:} FRSEL = 1h

| | | | F===== | | rding els | Total | number of | pixels | |
|---------|--------------------|-----------------|----------------------------|---------------|--------------|------------------------------------|------------------------------|--------------|------------------------------|
| Window | Mode | INCK [MHz] | Frame rate [frame/s] | H [pixels] | V [lines] | H [pi LVDS CSI-2 (10 bit) | LVDS CSI-2 (12 bit) | V [lines] | 1H period [µs] |
| Full HD | All-pixel | 37.125 74.25 | 25 30 50 60 | 1920 | 1080 | 3168 2640 3168 2640 | 2640 2200 2640 2200 | 1125 | 35.6 29.6 17.8 14.8 |
| 1080p | Window cropping | 37.125 74.25 | *1 *2 | *3 | *3 | 2640 | 2200 | *4 | 29.6 14.8 |
| HD720p | All-pixel | 37.125 74.25 | 25 30 50 60 | 1280 | 720 | 3168 2640 3168 2640 | 2640 2200 2640 2200 | 750 | 53.3 44.4 26.7 22.2 |


^{*1:} FRSEL = 2h

^{*2:} FRSEL = 1h

^{*3:} Arbitrary value that was designated to cropping area *4: Please refer to description of window cropping mode

Sync code (Serial LVDS output)

The sync code is added immediately before and after "dummy signal + OB signal + effective pixel data" and then output. The sync code is output in order of 1st, 2nd, 3rd and 4th. The fixed value is output for 1st to 3rd. (BLK: Blanking period)



Sync Code Output Timing

List of Sync Code

| Company and a | 1st o | code | 2nd | code | 3rd o | code | 4th code | |
|--------------------|--------|--------|--------|--------|--------|--------|----------|--------|
| Sync code | 10 bit | 12 bit | 10 bit | 12 bit | 10 bit | 12 bit | 10 bit | 12 bit |
| SAV (Valid line) | 3FFh | FFFh | 000h | 000h | 000h | 000h | 200h | 800h |
| EAV (Valid line) | 3FFh | FFFh | 000h | 000h | 000h | 000h | 274h | 9D0h |
| SAV (Invalid line) | 3FFh | FFFh | 000h | 000h | 000h | 000h | 2ACh | AB0h |
| EAV (Invalid line) | 3FFh | FFFh | 000h | 000h | 000h | 000h | 2D8h | B60h |

(Note 1) They are output to each channel seriously in MSB first when low-voltage LVDS serial. For details, see the item of "Signal output" and "Output pin setting".

Sync Code Output Timing

The sensor output signal passes through the internal circuits and is output with a latency time (system delay) relative to the horizontal sync signal. This system delay value is undefined for each line, so refer to the sync codes output from the sensor and perform synchronization.



Image Data Output Format (CSI-2 output)


Frame Format

Each line of each image frame is output like the General Frame Format of CSI-2. The settings for each packet header are shown below.

DATA Type

| Header [5:0] | Name | Setting register (I ² C) | Description |
|--------------|------------------|-------------------------------------|-----------------------|
| 00h | Frame Start Code | N/A | FS |
| 01h | Frame End Code | N/A | FE |
| 10h | NULL | N/A | Invalid data |
| 12h | Embedded Data | N/A | Embedded data |
| 2Bh | RAW10 | Address: 41h, 42h | 0A0Ah |
| 2Ch | RAW12 | (3441h, 3442h) CSI_DT_FMT [15:0] | 0C0Ch |
| 37h | OB Data | N/A | Vertical OB line data |


Frame Structure



Frame Structure of CSI-2 output

Embedded Data Line

The Embedded data line is output in a line following the sync code FS.



The end of the address and the register value is determined according to the tags embedded in the data.

Embedded Data Line Tag

| Tag | Data Byte Description |
|-----|---|
| 00h | Illegal Tag. If found treat as end of Data. |
| 07h | End of Data. |
| AAh | CCI Register Index MSB [15:8] |
| A5h | CCI Register Index LSB [7:0] |
| 5Ah | Auto increment the CCI index after the data byte – valid data Data byte contains valid CCI register data. |
| 55h | Auto increment the CCI index after the data byte – null data A CCI register does not exist for the current CCI index. The data byte value is the 07h. |
| FFh | Illegal Tag. If found treat as end of Data. |

Specific output examples are shown below. (4-wire: Chip ID = 05h)

TBD

IMX307LQD-C

Image Data Output Format

All-pixel scan mode (Full HD 1080p)

List of Setting Register for LVDS serial output

| hhA | ress | | | Initial | LVDS | serial | | | |
|-----------|------------------|------------|---|----------|-----------|-------------|-----------------------------|--|--|
| 4-wire | I ² C | bit | Register Name | Value | 2 ch | 4 ch | 備考 | | |
| Chip ID: | | | | value | 2 011 | 7 011 | | | |
| 05h | 3005h | [0] | ADBIT | 1h | 0h / | ′ 1h | 0: 10 bit, 1: 12 bit | | |
| | 0000 | [0] | VREVERSE | 0h | 0h / | | 0: Normal, 1: Inverted | | |
| 07h | 3007h | [1] | HREVERSE | 0h | 0h / | | 0: Normal, 1: Inverted | | |
| 0, | 000111 | [6:4] | WINMODE | 0h | 0 | | Full HD 1080p | | |
| | | [0.7] | WIIWIOBE | 011 | 2 | | 30 / 25 [frame/s] | | |
| 09h | 3009h | [1:0] | FRSEL | 1h | N/A | 1h | 60 / 50 [frame/s] | | |
| 0011 | 000011 | [4] | FDG SEL | 0h | 0h / | | 0: LCG mode, 1: HCG mode | | |
| 12h | 3012h | [7:0] | | F0h | 64 | | Initial setting | | |
| 13h | 3013h | [7:0] | | 00h | 00 | | Initial setting | | |
| 18h | 3018h | [7:0] | | 30 | | | | | |
| 19h | 3019h | | VMAX | 465h | 46 | 5h | 25 /30 / 50 / 60 [frame/s] | | |
| 1Ah | 301Ah | [1:0] | · · · · · · · · · · · · · · · · · · · | 10011 | | 011 | 20 700 7 00 7 00 [mainle/o] | | |
| 17 41 | 001741 | [1.0] | | | | | 1130h: 30[frame/s] / | | |
| 1Ch | 301Ch | [7:0] | | | 1130h / | 14A0h | 14A0h: 25[frame/s] | | |
| | | | HMAX | 0898h | | 0898h / | 0898h: 60[frame/s] / | | |
| 1Dh | 301Dh | [7:0] | | | N/A | 0A50h | 0A50h: 50[frame/s] | | |
| | | [1:0] | ODBIT | 1h | 0h / | | 0: 10 bit, 1: 12 bit | | |
| 46h | 3046h | [7:4] | OPORTSEL | Eh | Dh | Eh | I/F selection | | |
| 5Ch | 305Ch | [7:0] | INCKSEL1 | 0Ch | 0Ch | | | | |
| 5Dh | 305Dh | [7:0] | INCKSEL2 | 00h | 00h / | | Set according to INCK | | |
| 5Eh | 305Eh | [7:0] | INCKSEL3 | 10h | 10h / | | 74.25 / 37.125 MHz | | |
| 5Fh | 305Fh | [7:0] | INCKSEL4 | 01h | 01h / | | | | |
| Chip ID = | | [] | | | | | | | |
| | | | | | | | 10 bit: 1Dh | | |
| 29h | 3129h | [7:0] | ADBIT1 | 1Dh | 1Dh | / 00h | 12 bit: 00h | | |
| 5Eh | 315Eh | [7:0] | INCKSEL5 | 1Bh | 1Bh / | 1Ah | INCK: 74.25 / 37.125 MHz | | |
| 64h | 3164h | [7:0] | INCKSEL6 | 1Bh | 1Bh / | 1Ah | INCK: 74.25 / 37.125 MHz | | |
| -0. | 0.4=01 | | 1.D.D.I.T.O. | 401 | 4.01 | | 10 bit: 12h | | |
| 7Ch | 317Ch | [7:0] | ADBIT2 | 12h | 12h / | 00h | 12 bit: 00h | | |
| FO!- | 04501- | [7.0] | ADDITO | 0.71- | 0.71- / | 0.55 | 10 bit: 37h | | |
| ECh | 31ECh | [7:0] | ADBIT3 | 37h | 37h / | UEN | 12 bit: 0Eh | | |
| Chip ID = | = 04h | | | | | | | | |
| 00h | 3200h | [7:0] | | | | | | | |
| ~ | ~ | ~ | Set register value | that des | cribed on | item "Reg | ister map". | | |
| FFh | 32FFh | [7:0] | | | | | | | |
| Chip ID = | = 05h | | | | | | | | |
| 00h | 3300h | [7:0] | | | | _ | | | |
| ~ | ~ | ~ | Set register value that described on item "Register map". | | | | | | |
| FFh | 33FFh | [7:0] | | | | | | | |
| Chip ID = | = 06h | | | | | | | | |
| 00h | 3400h | [7:0] | | | | | | | |
| ~ | ~ | ~ | Changing the valu | e is not | necessary | <u>'</u> . | | | |
| 7Fh | 347Fh | [7:0] | | | | | | | |
| 80h | 3480h | [7:0] | INCKSEL7 92h 92h / 49h INCK: 74.25 / 37.125 MHz | | | | | | |
| 81h | 3481h | [7:0] | | | | | | | |
| ~ | ~ | ~ | Changing the valu | e is not | necessary | ' -0 | | | |
| FFh | 34FFh | 4FFh [7:0] | | | | | | | |




List of Setting Register for CSI-2 serial output


| Add | ress | | Dogistor | Initial | 0.14 | | serial | | | | |
|----------|------------------|-------|--------------------|----------|---------------------------------|-------------|-------------------------------|---------|---|--|--|
| 4-wire | I ² C | bit | Register Name | Value | 30 / 25 | 60 / 50 | 4 la 30 / 25 [frame /s] | 60 / 50 | - Remarks | | |
| Chip ID | . 02h | | | | [frame /s] | [frame /s] | [frame /s] | | | | |
| 05h | 3005h | [O] | ADBIT | 1h | | Ωh | / 1h | | 0: 10 bit, 1: 12 bit | | |
| 0311 | 300311 | | VREVERSE | 0h | | | / 1h | | 0: Normal, 1: Inverted | | |
| 07h | 3007h | | HREVERSE | 0h | | | / 1h | | 0: Normal, 1: Inverted | | |
| 0711 | 000711 | • | WINMODE | 0h | | | h | | Full HD 1080p | | |
| | | | FRSEL | 1h | 2h | 1h | 2h | 1h | | | |
| 09h | 3009h | | FDG_SEL | 0h | | | / 1h | | 0: LCG mode, 1: HCG mode | | |
| 12h | 3012h | [7:0] | _ | F0h | | 64 | 4h | | Initial setting | | |
| 13h | | | _ | 00h | | |)h | | Initial setting | | |
| 18h | | | | | | | | | Ĭ | | |
| 19h | 3019h | [7:0] | VMAX | 465h | | 46 | 5h | | 25 /30 / 50 / 60 | | |
| 1Ah | 301Ah | [1:0] | | | | | | | [frame/s] | | |
| 1Ch | 301Ch | [7:0] | HMAX | 0898h | 1130h / | 0898h / | 1130h / | 0898h / | 30 / 60[frame / s] / | | |
| 1Dh | 301Dh | [7:0] | HIVIAA | 009011 | 14A0h | 0A50h | 14A0h | 0A50h | 25 / 50[frame / s] | | |
| 46h | 3046h | [1:0] | ODBIT | 1h | | 1 | h | | In CSI-2, fixed to "1h". | | |
| 4011 | 304011 | [7:4] | OPORTSEL | Eh | | 0 | h | | In CSI-2, fixed to "0h". | | |
| 5Ch | 305Ch | [7:0] | INCKSEL1 | 0Ch | | 0Ch | / 18h | | | | |
| 5Dh | 305Dh | [7:0] | INCKSEL2 | 00h | | 03h | / 03h | | Set according to INCK | | |
| 5Eh | | | INCKSEL3 | 10h | | 10h | / 20h | | 74.25 / 37.125 MHz | | |
| 5Fh | 305Fh | [7:0] | INCKSEL4 | 01h | | 01h | / 01h | | | | |
| Chip ID | : 03h | | T | ı | | | | | | | |
| 29h | 3129h | [7:0] | ADBIT1 | 1Dh | | 1Dh | / 00h | | 10 bit: 1Dh 12 bit: 00h | | |
| 5Eh | 315Eh | [7:0] | INCKSEL5 | 1Bh | | 1Bh | / 1Ah | | Set according to INCK 74.25 / 37.125 MHz | | |
| 64h | 3164h | [7:0] | INCKSEL6 | 1Bh | | 1Bh | / 1Ah | | Set according to INCK 74.25 / 37.125 MHz | | |
| 7Ch | 317Ch | [7:0] | ADBIT2 | 12h | | 12h | / 00h | | 10 bit: 12h 12 bit: 00h | | |
| ECh | 31ECh | [7:0] | ADBIT3 | 37h | | 37h / | 10 bit: 37h 12 bit: 0Eh | | | | |
| Chip ID | : 04h | | | | | | | | | | |
| 00h | 3200h | [7:0] | | | | | | | | | |
| ~ FFh | ~ 32FFh | ~ | Set register value | that des | scribed on it | em "Registe | r map". | | | | |
| Chip ID | | [,,0] | I | | | | | | | | |
| 00h | 3300h | [7:01 | | | | | | | | | |
| ~ | ~ | ~ | Set register value | that des | scribed on it | em "Registe | r map". | | | | |
| FFh | 33FFh | [7:0] | | | escribed on item register map . | | | | | | |




| ٨٨٨ | ress | | | | | CSI-2 | | | | |
|---------|------------------|-------|-----------------------|---------|---------------------------|--|------------|------------|-----------------------|--|
| Auu | 1633 | bit | Register | Initial | 2 la | ane | 4 la | ne | Remarks | |
| 4-wire | I ² C | Dit | Name | Value | 30 / 25 | 60 / 50 | 30 / 25 | 60 / 50 | Remarks | |
| 4-WIIC | 10 | | | | [frame /s] | [frame /s] | [frame /s] | [frame /s] | | |
| Chip ID | = 06h | | | | | 1 | | | | |
| | 1 | 1 | | ta rate | 445.5 891 222.75 445.5 | | | | [Mbps / Lane] | |
| 05h | 3405h | [5:4] | REPETITION | 2h | 1h | 0h | 2h | 1h | | |
| 07h | 3407h | [1:0] | PHYSICAL_ LANE_NUM | 3h | 1 | h | 3 | h | | |
| 14h | 3414h | [5:0] | OPB_SIZE_V | Ah | | Α | h | | | |
| 18h | 3418h | [7:0] | Y OUT SIZE | 0449h | | 04/ | 19h | | | |
| 19h | 3419h | [4:0] | 1_001_312E | 044911 | | 044 | +911 | | | |
| 41h | 3441h | [7:0] | COL DT EMT | 0C0Ch | | 04046 | / OCOCh | | 0A0Ah: RAW10 / | |
| 42h | 3442h | [7:0] | CSI_DT_FMT | UCUCII | | UAUAII / | 0C0Ch | | 0C0Ch: RAW12 | |
| 43h | 3443h | [1:0] | CSI_LANE_ MODE | 3h | 1 | h | 3 | h | | |
| 44h | 3444h | [7:0] | | | | 37.125 MI | Hz :2520h | | | |
| 45h | 3445h | [7:0] | EXTCK_FREQ | 4A40h | | 74.25 MF | łz :4A40h | | Set according to INCK | |
| 46h | 3446h | [7:0] | | | | | | | | |
| 47h | 3447h | [0] | TCLKPOST | 047h | 057h | 077h | 047h | 057h | Global timing | |
| 48h | 3448h | [7:0] | | 0.451 | 22-1 | | 0.451 | 20-1 | | |
| 49h | 3449h | [0] | THSZERO | 01Fh | 037h | 067h | 01Fh | 037h | Global timing | |
| 4Ah | 344Ah | [7:0] | THORREDADE | 0.471 | 0.451 | 0.471 | 0.471 | 0.451 | 01.1.111.1 | |
| 4Bh | 344Bh | [0] | THSPREPARE | 017h | 01Fh | 047h | 017h | 01Fh | Global timing | |
| 4Ch | 344Ch | [7:0] | TOLKTDAIL | 0051- | 0455 | 0071- | 0054 | 0455 | Olah al Kasia a | |
| 4Dh | 344Dh | [0] | TCLKTRAIL | 00Fh | 01Fh | 037h | 00Fh | 01Fh | Global timing | |
| 4Eh | 344Eh | [7:0] | THETDAIL | 0475 | 0456 | 0056 | 0476 | 0455 | Clab al timain a | |
| 4Fh | 344Fh | [0] | THSTRAIL | 017h | 01Fh | 03Fh | 017h | 01Fh | Global timing | |
| 50h | 3450h | [7:0] | TOLKZEDO | 0.475 | 0775 | ٥٦٦٨ | 0.475 | 0775 | Clab al timain a | |
| 51h | 3451h | [0] | TCLKZERO | 047h | 077h | 0FFh | 047h | 077h | Global timing | |
| 52h | 3452h | [7:0] | TO KDDEDADE | 00Eh | 0156 | 02Fh | 0056 | 0156 | Clohal timina | |
| 53h | 3453h | [0] | TCLKPREPARE | 00Fh | 01Fh | 03Fh | 00Fh | 01Fh | Global timing | |
| 54h | 3454h | [7:0] | TLPX | 00Fh | 0476 0276 0056 0475 | | | | Clobal timing | |
| 55h | 3455h | [0] | ILF'A | UUFII | 017h 037h 00Fh 017h | | | | Global timing | |
| 72h | 3472h | [7:0] | | 07006 | ch 079Ch | | | | | |
| 73h | 3473h | [4:0] | X_OUT_SIZE | 079Ch | 9011 079011 | | | | | |
| 80h | 3480h | [7:0] | INCKSEL7 | 92h | | 37.125 MHz :49h 74.25 MHz :92h Set according to INCK | | | | |




Pixel Array Image Drawing in Full HD 1080p mode (Serial LVDS output)



Drive Timing Chart for Full HD 1080p mode (Serial LVDS output)



Pixel Array Image Drawing in Full HD 1080p mode (CSI-2 serial output)



Drive Timing Chart for Full HD 1080p mode (CSI-2 serial output)

Window Cropping Mode


Sensor signals are cut out and read out in arbitrary positions.

Cropping position is set, regarding effective pixel start position as origin (0, 0) in all pixel scan mode. Cropping is available from all-pixel scan mode and vertical, horizontal period and frame rate are fixed to the value for this mode. Pixels cropped by horizontal cropping setting are output with left justified and that extends the horizontal blanking period.

Window cropping image is shown in the figure below.

Cropping position is set, regarding effective pixel start position as origin (0, 0) in all pixel scan mode.

Only vertical width can be set for OB (horizontal width is the same as the Window cropping width).



Horizontal scan direction (Normal)

Image Drawing of Window Cropping Mode

Restrictions on Window cropping mode

The register settings should satisfy following conditions:

WINPH + WINWH ≤ 1944 368 ≤ WINWH Set WINPH and WINWH to a multiple of 4.

V_{TTL} (Number of lines per frame or VMAX) ≥ WINWV_OB + WINWV + 13

However, $6 \le WINWV_OB \le 12$ WINPV + WINWV ≤ 1096 $304 \le WINWV$ OB_SIZE_V = WINWV_OB - 2 (In CSI-2 output) Y_OUT_SIZE = WINWV (In CSI-2 output)

Frame rate on Window cropping mode
Frame rate [frame/s] = 1 / (V_{TTL} × (1H period))

1H period (unit: $[\mu s]$): Fix 1H time in a mode before cropping and calculate it by the value of "Number of INCK in 1H" in the table of "Operating Mode" and "List of Operation Modes and Output Rates".



List of Setting Register for LVDS serial output

| Add | ress | | | Initial | LVDS | serial | | | | |
|------------------|------------------|------------|---|---------------|---------------|--|------------------------------|--|--|--|
| 4-wire | I ² C | bit | Register Name | Value | 2 ch | 4 ch | 備考 | | | |
| Chip ID: | | | | 1 | 2 011 | 1 011 | | | | |
| 05h | 3005h | [0] | ADBIT | 1h | 0h | / 1h | 0: 10 bit, 1: 12 bit | | | |
| | 0000 | [0] | VREVERSE | 0h | 0h / | | 0: Normal, 1: Inverted | | | |
| 07h | 3007h | [1] | HREVERSE | 0h | 0h / | | 0: Normal, 1: Inverted | | | |
| 0711 | 000711 | [6:4] | WINMODE | 0h | | h | Window cropping | | | |
| | | | | 011 | 2h | | Window cropping | | | |
| 09h | 3009h | [1:0] | FRSEL | 1h | N/A | 1h | | | | |
| 00.1 | 000011 | [4] | FDG SEL | 0h | 0h / | | 0: LCG mode, 1: HCG mode | | | |
| 12h | 3012h | [7:0] | | F0h | 64 | | Initial setting | | | |
| 13h | 3013h | [7:0] | _ | 00h | 00 | | Initial setting | | | |
| 18h | 3018h | [7:0] | | 0011 | | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | initial setting | | | |
| 19h | 3019h | | VMAX | 465h | V | | See previous page. | | | |
| 1Ah | 301Ah | [1:0] | VIVIZO | 40311 | , v | IL | dec previous page. | | | |
| 1711 | 301711 | [1.0] | | | | | 1130h: 30[frame/s] / | | | |
| 1Ch | 301Ch | [7:0] | | | 1130h / | 14A0h | 14A0h: 25[frame/s] | | | |
| | | | HMAX | 0898h | | ngnoh / | 0898h: 60[frame/s] / | | | |
| 1Dh | 301Dh | [7:0] | | | N/A | 0898h / | | | | |
| | | [4.0] | ODBIT | 1h | Oh | 0A50h | 0A50h: 50[frame/s] | | | |
| 46h | 3046h | [1:0] | OPORTSEL | 1h | 0h / | | 0: 10 bit, 1: 12 bit | | | |
| - Ch | 20506 | | | Eh | Dh | Eh | I/F selection | | | |
| 5Ch | 305Ch | | INCKSEL1 | 0Ch | 0Ch | | O at a security of the INION | | | |
| 5Dh | 305Dh | [7:0] | INCKSEL2 | 00h | 00h / | | Set according to INCK | | | |
| 5Eh | 305Eh | [7:0] | INCKSEL3 | 10h | 10h / | | 74.25/37.125 MHz | | | |
| 5Fh | 305Fh | [7:0] | INCKSEL4 | 01h | 01h | UTN | | | | |
| Chip ID : | = 03n | | I | I | Ī | | 40 hit. 4Dh | | | |
| 29h | 3129h | [7:0] | ADBIT1 | 1Dh | 1Dh | / 00h | 10 bit: 1Dh | | | |
| | 24556 | [7.0] | INCKSEL5 | 406 | 4Dh | / 4 ^ - | 12 bit: 00h | | | |
| 5Eh | 315Eh | | INCKSEL6 | 1Bh | | 1Ah | INCK: 74.25 / 37.125 MHz | | | |
| 64h | 3164h | [7:0] | INCRSELO | 1Bh | IDII | 1Ah | INCK: 74.25 / 37.125 MHz | | | |
| 7Ch | 317Ch | [7:0] | ADBIT2 | 12h | 12h / | 00h | 10 bit: 12h | | | |
| | | | | | | | 12 bit: 00h | | | |
| ECh | 31ECh | [7:0] | ADBIT3 | 37h | 37h / | 0Eh | 10 bit: 37h 12 bit: 0Eh | | | |
| Chin ID | - 04b | | | | | | 12 bit. 0EII | | | |
| Chip ID : 00h | 3200h | [7:0] | | | | | | | | |
| ~ | 3200H ~ | [7:0] ~ | Set register value | that door | orihad on i | tem "Doci | ster man" | | | |
| FFh | 32FFh | [7:0] | Set register value | liial uesi | JIDEU OII I | telli Kegi | ster map . | | | |
| Chip ID: | | [7.0] | | | | | | | | |
| 00h | 3300h | [7:0] | | | | | | | | |
| ~ | ~ | [7.0] ~ | Set register value that described on item "Register map". | | | | | | | |
| FFh | 33FFh | [7:0] | Cot register value | 0530 | JI IDOU OII I | ciii ixegi | otor map | | | |
| Chip ID: | | [7.0] | l . | | | | | | | |
| 00h | 3400h | [7:0] | | | | | | | | |
| ~ | ~ | [7.0] ~ | Changing the valu | ie is not r | necessarv | | | | | |
| 7Fh | 347Fh | [7:0] | Changing the valu | 10 10 110(1 | icccssai y. | | | | | |
| 80h | 3480h | [7:0] | INCKSEL7 | 92h | 92h / | 49h li | NCK: 74.25 / 37.125 MHz | | | |
| 81h | 3481h | [7:0] | TOROLLI | 0 2 11 | 52117 | | 1101 14.20 / 01.120 WII IZ | | | |
| ~ | ~ | ~ | Changing the valu | ie is not r | necessary | | | | | |
| FFh | 34FFh | [7:0] | Singing the valu | | .50000ui y. | | | | | |
| | 9::11 | ر ٠ | | | | | | | | |



List of Setting Register for CSI-2 serial output

| <u> </u> | | CSI-2 serial | | | | | | | | | |
|----------|------------------|--------------|--------------------|-----------|-----------------------------------|--------------|--------------------------|------------|---|--|--|
| Add | ress | 1- 14 | Register | Initial | 2 la | | | ane | Remarks | | |
| 4 | 120 | bit | Name | Value | 2 lane 4 lane *1 *2 *1 *2 | | | | | | |
| 4-wire | I ² C | | | | [frame /s] | [frame /s] | [frame /s] | [frame /s] | | | |
| Chip ID | : 02h | | | | | | | | | | |
| 05h | 3005h | [0] | ADBIT | 1h | | 0h / | / 1h | | 0: 10 bit, 1: 12 bit | | |
| | | | VREVERSE | 0h | | 0h / | / 1h | | 0: Normal, 1: Inverted | | |
| 07h | 3007h | [1] | HREVERSE | 0h | | 0h / | / 1h | | 0: Normal, 1: Inverted | | |
| | | [6:4] | WINMODE | 0h | | 4 | h | | Window cropping | | |
| | | [1:0] | FRSEL | 1h | 2h | 1h | 2h | 1h | | | |
| 09h | 3009h | [4] | FDG_SEL | 0h | | 0h / | / 1h | | 0: LCG mode, 1: HCG mode | | |
| 12h | 3012h | [7:0] | _ | F0h | | 64 | 4h | | Initial setting | | |
| 13h | 3013h | | _ | 00h | | 00 | Oh | | Initial setting | | |
| 18h | 3018h | | | | | | | | | | |
| 19h | 3019h | [7:0] | VMAX | 465h | | V | ΓΤL | | See previous page. | | |
| 1Ah | 301Ah | | | | | | | | | | |
| 1Ch | 301Bh | [7:0] | HMAX | 00006 | 1130h / | 0898h / | 1130h / | 0898h / | 465h: 30 / 60[frame / s] / | | |
| 1Dh | 301Ch | [7:0] | ПІЛІАХ | 0898h | 14A0h | 0A50h | 14A0h | 0A50h | 546h: 25 / 50[frame / s] | | |
| 46h | 3046h | [1:0] | ODBIT | 1h | | 1 | In CSI-2, fixed to "1h". | | | | |
| 4011 | 304011 | [7:4] | OPORTSEL | Eh | | 0 | In CSI-2, fixed to "0h". | | | | |
| 5Ch | 305Ch | [7:0] | INCKSEL1 | 0Ch | | 0Ch | / 18h | | | | |
| 5Dh | 305Dh | [7:0] | INCKSEL2 | 00h | | 03h / | / 03h | | Set according to INCK | | |
| 5Eh | 305Eh | [7:0] | INCKSEL3 | 10h | | 10h | / 20h | | 74.25/37.125 MHz | | |
| 5Fh | 305Fh | [7:0] | INCKSEL4 | 01h | | 01h | / 01h | | | | |
| Chip ID | = 03h | | | 1 | | | | | | | |
| 29h | 3129h | [7:0] | ADBIT1 | 1Dh | | 1Dh | / 00h | | 10 bit: 1Dh 12 bit: 00h | | |
| 5Eh | 315Eh | [7:0] | INCKSEL5 | 1Bh | | 1Bh | / 1Ah | | Set according to INCK 74.25 / 37.125 MHz | | |
| 64h | 3164h | [7:0] | INCKSEL6 | 1Bh | | 1Bh | / 1Ah | | Set according to INCK 74.25 / 37.125 MHz | | |
| 7Ch | 317Ch | [7:0] | ADBIT2 | 12h | | 12h | / 00h | | 10 bit: 12h 12 bit: 00h | | |
| ECh | 31ECh | [7:0] | ADBIT3 | 37h | 10 bit: 37h | | | | | | |
| Chip ID |) = 04h | | | | 12 bit. OLII | | | | | | |
| | 3200h | [7:0] | | | | | | | | | |
| ~ FFh | ~ 32FFh | ~ | Set register value | e that de | scribed on it | em "Register | map". | | | | |
| Chip ID | | [1.0] | | | | | | | | | |
| 00h | 3300h | [7:01 | | | | | | | | | |
| ~ | ~ | ~ | Set register value | e that de | scribed on ite | em "Reaister | map". | | | | |
| | 33FFh | [7:0] | | | described on item "Register map". | | | | | | |



| ۸ ما ما | | | | | | CSI-2 | Damada | | |
|---------|------------------|-------|-----------------------|---------|-------------------------------------|------------|------------|---------------|-----------------------|
| Add | ress | bit | Register | Initial | 2 la | ine | 4 la | ane | Remarks |
| 4-wire | I ² C | Dit | Name | Value | *1 | *2 | *1 | *2 | |
| | | | | | [frame /s] | [frame /s] | [frame /s] | [frame /s] | |
| Chip ID |) = 06h | | | | | | | | |
| | | | l | ta rate | 445.5 891 222.75 445.5 | | | [Mbps / Lane] | |
| 05h | 3405h | [5:4] | REPETITION | 2h | 1h | 0h | 2h | 1h | |
| 07h | 3407h | | PHYSICAL_ LANE_NUM | 3h | 1 | h | 3 | h | |
| 14h | 3414h | [5:0] | OPB_SIZE_V | Ah | | Α | h | | |
| 18h | 3418h | | Y_OUT_SIZE | 0449h | | 044 | 49h | | |
| 19h | 3419h | - | 1_001_012E | 011011 | | 01- | 1011 | | |
| 41h | 3441h | _ | CSI DT FMT | 0C0Ch | | 0A0Ah | 0C0Ch | | 0A0Ah: RAW10 / |
| 42h | 3442h | [7:0] | 001_B1_1 W1 | 000011 | | 0/10/11/ | 000011 | | 0C0Ch: RAW12 |
| 43h | 3443h | [1:0] | CSI_LANE_ MODE | 3h | 1 | h | 3 | h | |
| 44h | 3444h | [7:0] | EVTOK EDEO | 44.40 | | 37.125 MI | Hz : 2520h | | |
| 45h | 3445h | [7:0] | EXTCK_FREQ | 4A40h | | 74.25 MF | łz: 4A40h | | Set according to INCK |
| 46h | 3446h | [7:0] | TOLKBOOT | 0.471- | 0575 | 0771- | 0.475 | 0575 | Olahal Kiraina |
| 47h | 3447h | [0] | TCLKPOST | 047h | 057h | 077h | 047h | 057h | Global timing |
| 48h | 3448h | [7:0] | TUCZEDO | 01Fb | 027h | 067h | 01Fb | 027h | Clobal timing |
| 49h | 3449h | [0] | THSZERO | 01Fh | 037h | 067h | 01Fh | 037h | Global timing |
| 4Ah | 344Ah | [7:0] | THSPREPARE | 017h | 01Fh | 047h | 017h | 01Fh | Global timing |
| 4Bh | 344Bh | [0] | INSPREPARE | 01711 | UIFII | 04711 | 01711 | UTFII | Global tilling |
| 4Ch | 344Ch | [7:0] | TCLKTRAIL | 00Fh | 01Fh | 037h | 00Fh | 01Fh | Global timing |
| 4Dh | 344Dh | [0] | TOLKTRAIL | 00111 | 01111 | 03711 | 00111 | VIIII | Global tilling |
| 4Eh | 344Eh | [7:0] | THSTRAIL | 017h | 01Fh | 03Fh | 017h | 01Fh | Global timing |
| 4Fh | 344Fh | [0] | THOTICAL | 01711 | OTITI | UJITI | 01711 | UTFII | Global tilling |
| 50h | 3450h | [7:0] | TCLKZERO | 047h | 077h | 0FFh | 047h | 077h | Global timing |
| 51h | 3451h | [0] | TOLIKELIKO | 34711 | 07711 | 01111 | 07711 | 07711 | Clobal tilling |
| 52h | 3452h | [7:0] | TCLKPREPARE | 00Fh | 01Fh | 03Fh | 00Fh | 01Fh | Global timing |
| 53h | 3453h | [0] | TOLK KEI AKE | 00111 | 01111 | 00111 | 00111 | 01111 | Clobal tilling |
| 54h | 3454h | [7:0] | TLPX | 00Fh | 017h 037h 00Fh 017h | | | | Global timing |
| 55h | 3455h | [0] | . =. /\ | 30 | 03/11 00F11 01/11 | | | | C.C.C. Milling |
| 72h | 3472h | [7:0] | X OUT SIZE | 079Ch | 079Ch | | | | |
| 73h | 3473h | [4:0] | /_001_01ZL | 37 3011 | 073011 | | | | |
| 80h | 3480h | [7:0] | INCKSEL7 | 92h | 37.125 MHz : 49h 74.25 MHz : 92h | | | | |

The example of window cropping setting is shown below.

The frame rate is maximum setting as each image format. For adjust the frame rate, please extend the VMAX or the number of lines per frame.


Example of Window cropping Mode Setting

| Image | | Output Resolution | Frame rate | Number record pixe | ding | | Register setting [DEC] (HEX) | | | | | | |
|-------|--------|----------------------|------------|--------------------------|------|-------|------------------------------|--------|--------|--------|--------|--------|--|
| size | [MHz] | [bit] | [frame/s] | | | FRSEL | НМАХ | VMAX | WINPH | WINPV | WINWH | WINWV | |
| VGA | 37.125 | 10/12 | 64.9 | 640 | 480 | 2 | 4400d (0898h) | 520d | 640d | 300d | 656d | 496d | |
| VGA | 74.25 | 10/12 | 129.8 | 640 | 480 | 1 | 2200d (898h) | (208h) | (280h) | (12Ch) | (290h) | (1F0h) | |
| OIE | 37.125 | 10/12 | 102.9 | 050 | 000 | 2 | 4400d (0898h) | 328d | 784d | 396d | 368d | 304d | |
| CIF | 74.25 | 10/12 | 205.8 | 352 | 288 | 1 | 2200d (898h) | (148h) | (310h) | (18Ch) | (170h) | (130h) | |


^{*} These settings are when the ignored OB line is 2 lines and effective OB line is 10 lines.

^{*} When the CSI-2 output, set the value that is set to register WINWV_OB to register Y_OUT_SIZE.






Pixel Array Image Drawing in Window Cropping mode (Serial LVDS output)




Drive Timing Chart for Window Cropping mode (Serial LVDS output)





Pixel Array Image Drawing in Window Cropping mode (CSI-2 serial output)



Drive Timing Chart for Window Cropping mode (CSI-2 serial output)



HD720p mode

List of Setting Register for LVDS serial output

| Add | ress | | | Initial | LVDS s | erial | |
|----------------|------------------|--------------------|--------------------|----------|-------------------|--------------|----------------------------|
| 4-wire | I ² C | bit | Register Name | Value | 2 ch | 4 ch | Remarks |
| Chip ID: | | | | value | Z CII | 4 CIT | |
| 05h | 3005h | [0] | ADBIT | 1h | 0h / ′ | 1 h | 0: 10 bit, 1: 12 bit |
| 0311 | 300311 | [0] | VREVERSE | 0h | 0h / ² | | 0: Normal, 1: Inverted |
| 07h | 3007h | [1] | HREVERSE | 0h | 0h / ' | | 0: Normal, 1: Inverted |
| 0711 | 300711 | | | | | | · |
| | | [0.4] | WINMODE | 0h | 1h | | HD 720p |
| 004 | 20006 | [1:0] | FRSEL | 1h | 2h | | 30 [frame/s] |
| 09h | 3009h | F43 | EDO 051 | O.I- | 1h | | 60 [frame/s] |
| | | [4] | FDG_SEL | 0h | 0h / ′ | | 0: LCG mode, 1: HCG mode |
| 12h | 3012h | • • | _ | F0h | 64h | | Initial setting |
| 13h | 3013h | | _ | 00h | 00h |) | Initial setting |
| 18h | 3018h | | | | | | |
| 19h | 3019h | [7:0] | VMAX | 465h | 2EE | h | 25 /30 / 50 / 60 [frame/s] |
| 1Ah | 301Ah | [1:0] | | | | | |
| 1Ch | 301Ch | [7 ∙∩] | | | 19C8h / 1 | 1EE0h | 19C8h: 30[frame/s] / |
| 1011 | 30 1011 | [1.0] | HMAX | 0898h | 1900117 | | 1EF0h: 25[frame/s] |
| 4Db | 20404 | r 7 .01 | Піліч | 009011 | 005457 | 05706 | 0CE4h: 60[frame/s] / |
| 1Dh | 301Dh | [7:0] | | | 0CE4h / | UF/8N | 0F78h: 50[frame/s] |
| 4.01 | 00.404 | [1:0] | ODBIT | 1h | 0h / ′ | 1h | 0: 10 bit, 1: 12 bit |
| 46h | 3046h | [7:4] | OPORTSEL | Eh | Dh | Eh | I/F selection |
| 5Ch | 305Ch | _ | INCKSEL1 | 0Ch | 10h / 2 | 20h | |
| 5Dh | | | INCKSEL2 | 00h | 00h / (| 00h | Set according to INCK |
| 5Eh | | | INCKSEL3 | 10h | 10h / 2 | | 74.25/37.125 MHz |
| 5Fh | | | INCKSEL4 | 01h | 01h / (| | |
| Chip ID | | [,,0] | IITOROZET | 0 | 0 1117 | 7 111 | |
| Omp ID | | | | | | | 10 bit: 1Dh |
| 29h | 3129h | [7:0] | ADBIT1 | 1Dh | 1Dh / (| 00h | 12 bit: 00h |
| 5Eh | 315Fh | [7·0] | INCKSEL5 | 1Bh | 1Bh / ′ | 1Δh | INCK: 74.25 / 37.125 MHz |
| 64h | | | INCKSEL6 | 1Bh | 1Bh / 1 | | INCK: 74.25 / 37.125 MHz |
| 0411 | 310411 | [1.0] | INOROLLO | 1011 | 10117 | IAII | 10 bit: 12h |
| 7Ch | 317Ch | [7:0] | ADBIT2 | 12h | 12h / (| 00h | 12 bit: 00h |
| | | | | | | | |
| ECh | 31ECh | [7:0] | ADBIT3 | 37h | 37h / (|)Eh | 10 bit: 37h |
| Chin ID | - 04h | | | | | | 12 bit: 0Eh |
| Chip ID | | [7:0] | | | | | |
| 00h | 3200h | | Cot register velve | that da- | oribod on ita | "Dog!ata" | man" |
| ~ EEb | ~ 32FFh | | Set register value | mat des | cribed on item | Register | шар. |
| FFh Chip ID | | [/.0] | | | | | |
| Chip ID | | [7:0] | | | | | |
| 00h | 3300h | [7:0] | Cot monitor | 4141- | والمسالسة | "D: | |
| ~ | ~ | ~ | Set register value | ınat des | cribed on item | Register | тар. |
| FFh | 33FFh | [7:0] | | | | | |
| Chip ID | | r= 0: | | | | | |
| 00h | 3400h | [7:0] | Observation (I | | | | |
| ~ | ~ | ~ | Changing the valu | e is not | necessary. | | |
| 7Fh | 347Fh | [7:0] | | | | | |
| 80h | 3480h | | INCKSEL7 | 92h | 92h / - | 49h | INCK: 74.25 / 37.125 MHz |
| 81h | 3481h | [7:0] | | | | | |
| ~ | ~ | ~ | Changing the valu | e is not | necessary. | | |
| FFh | 34FFh | [7:0] | | | | | |




List of Setting Register for CSI-2 serial output

| Address | | | Register | Initial | 2 1: | CSI-2 | | | | | |
|---|------------------|--------------------|---|------------|-----------------------------------|------------------|--------------------------|---------------|--------------------------|--|--|
| 4-wire | I ² C | bit | Name | Value | 30 [frame /s] | 60 [frame /s] | 30 [frame /s] | 60 [frame /s] | - Remarks | | |
| Chin ID | . 02h | | | | [IIaiiie /s] | [IIIaiiie /S] | [IIIaiiie /S] | [ITAITIE /S] | | | |
| Chip ID: 02h 05h 3005h [0] ADBIT 1h 0h / 1h | | | | | | | | | 0: 10 bit, 1: 12 bit | | |
| 0011 | 300311 | ſοĵ | ADDIT | - 111 | | | / 1h | | 0: Normal, | | |
| 07h | | [0] | VREVERSE | 0h | | 0117 | 1: Inverted | | | | |
| | 3007h | | | | | 0h / | | 0: Normal, | | | |
| | | [1] | HREVERSE | 0h | | | 1: Inverted | | | | |
| | | [6:4] | WINMODE | 0h | | 1 | HD 720p | | | | |
| | | [1:0] | FRSEL | 1h | 2h | 1h | ' | | | | |
| 09h | 3009h | | | | | | | I | 0: LCG mode, | | |
| | | [4] | FDG_SEL | 0h | | 0h / | / 1h | | 1: HCG mode | | |
| 12h | 3012h | [7:0] | _ | F0h | | 64 | 4h | | Initial setting | | |
| 13h | 3013h | | _ | 00h | | 00 | | | Initial setting | | |
| 18h | 3018h | | | | | | | | | | |
| 19h | 3019h | | 1 | 465h | 2EEh | | | | 25 /30 / 50 / 60 | | |
| 1Ah | 301Ah | | | | | | [frame/s] | | | | |
| 1Ch | 301Ch | | | | 19C8h / | 0CE4h / | 19C8h / | 0CE4h / | 30 / 60[frame / s] / | | |
| 1Dh | 301Dh | _ | HMAX | 0898h | | | | | 25 / 50 [frame / s] | | |
| | | | ODBIT | 1h | 1h | | | | In CSI-2, fixed to "1h". | | |
| 44h | 3044h | [7:4] | OPORTSEL | Eh | | 0 | In CSI-2, fixed to "0h". | | | | |
| 5Ch | 305Ch | [7:0] | INCKSEL1 | 0Ch | 10h / 20h | | | | | | |
| 5Dh | 305Dh | [7:0] | INCKSEL2 | 00h | 00h / 00h | | | | Set according to INCK | | |
| 5Eh | 305Eh | [7:0] | INCKSEL3 | 10h | 10h / 20h | | | | 74.25/37.125 MHz | | |
| 5Fh | 305Fh | [7:0] | INCKSEL4 | 01h | 01h / 01h | | | | | | |
| Chip ID | Chip ID = 03h | | | | | | | | | | |
| 29h | 3120h | [7 ·∩] | ADBIT1 | 1Dh | | 1Dh | 10 bit: 1Dh | | | | |
| 2311 | 312911 | [7.0] | | TUN | | ווטוו | 12 bit: 00h | | | | |
| 5Eh | 315Fh | 15Eh [7:0] | INCKSEL5 | 1Bh | | 1Bh / | Set according to INCK | | | | |
| <u> </u> | OTOLII | [1.0] | INTORIOLLO | 1511 | | 15117 | | | 74.25 / 37.125 MHz | | |
| 64h | 3164h | 3164h [7:0] | INCKSEL6 | 1Bh | 1Bh / 1Ah | | | | Set according to INCK | | |
| | | | | 1511 | | | 74.25 / 37.125 MHz | | | | |
| 7Ch | 317Ch | [7:0] | ADBIT2 | 12h | | 12h | 10 bit: 12h | | | | |
| | | | | | | | 12 bit: 00h | | | | |
| ECh | 31ECh | [7:0] | ADBIT3 | 37h | | 37h / | 0Eh | | 10 bit: 37h | | |
| | | | | | | | | | 12 bit: 0Eh | | |
| Chip ID | 1 | r= 0: | | | | | | | | | |
| 00h | 3200h [7:0] | | | | | | | | | | |
| ~ EEb | 2255 | ~ [7:0] | Set register value | e that des | described on item "Register map". | | | | | | |
| FFh Chin ID | 32FFh [7:0] | | | | | | | | | | |
| Chip ID 00h | 1 | 17:01 | | | | | | | | | |
| ~ | 3300h ~ | | Set register value that described on item "Register map". | | | | | | | | |
| FFh | 33FFh | | Set register value that described on item Register Map . | | | | | | | | |
| 1111 | 001111 | [۷.۷] |] | | | | | | | | |




| Address | | | | | | CSI-2 | Remarks | | |
|-----------|------------------|-------|-----------------------|---------|------------|----------------|-----------------------|---------------|--------------------------|
| Add | Address | | Register | Initial | 2 lane | | | 4 lane | |
| 4-wire | l ² C | Dit | Name | Value | 30 | 60 | 30 | 60 | Remarks |
| 4-WIIC | 10 | | | | [frame /s] | [frame /s] | [frame /s] | [frame /s] | |
| Chip ID | = 06h | | | | | | | | |
| Data rate | | | | 297 | 594 | 148.5 | 297 | [Mbps / Lane] | |
| 05h | 3405h | [5:4] | REPETITION | 2h | 1h | 0h | 2h | 1h | |
| 07h | 3407h | [1:0] | PHYSICAL_ LANE_NUM | 3h | 1h 3h | | | | |
| 14h | | [5:0] | OPB_SIZE_V | Ah | | 4 | | | |
| 18h | 3418h | | Y OUT SIZE | 0449h | | 20 | 9h | | |
| 19h | 3419h | [4:0] | 1_001_3i2L | 044311 | | 20 | 311 | | |
| 41h | 3441h | [7:0] | CSI_DT_FMT | 0C0Ch | | <u> Ο</u> ΔΟΔΗ | 0C0Ch | | 0A0Ah: RAW10 |
| 42h | 3442h | [7:0] | CSI_DT_FWIT | OCOCII | | UAUAIT | 000011 | | 0C0Ch: RAW12 |
| 43h | 3443h | [1:0] | CSI_LANE_ MODE | 3h | 1h 3h | | | | |
| 44h | 3444h | [7:0] | EVTOK EDEO | 44401- | | 37.125 MF | Set according to INCK | | |
| 45h | 3445h | [7:0] | EXTCK_FREQ | 4A40h | | 74.25 MH | | | |
| 46h | 3446h | [7:0] | TCLKPOST | 047h | 04Fh | 067h | 047h | 04Fh | Global timing |
| 47h | 3447h | [0] | | | | | | | |
| 48h | 3448h | [7:0] | TUCZEDO | 0455 | 0054 | 057h | 017h | 02Fh | Global timing |
| 49h | 3449h | [0] | THSZERO | 01Fh | 02Fh | | | | |
| 4Ah | 344Ah | [7:0] | THEODEDADE | 017h | 017h | 02Fh | 00Fh | 017h | Global timing |
| 4Bh | 344Bh | [0] | THSPREPARE | 017h | 01711 | | | | |
| 4Ch | 344Ch | [7:0] | TCLKTRAIL | 00Fh | 017h | 027h | 00Fh | 017h | Global timing |
| 4Dh | 344Dh | [0] | ICLKIRAIL | OUFN | | | | | |
| 4Eh | 344Eh | [7:0] | THSTRAIL | 017h | 017h | 02Fh | 00Fh | 017h | Clohal timing |
| 4Fh | 344Fh | [0] | IIISTRAIL | 017h | 017h | | | | Global timing |
| 50h | 3450h | [7:0] | TCLKZERO | 047h | 057h | 0BFh | 02Bh | 057h | Global timing |
| 51h | 3451h | [0] | ICLNZERU | 047h | 05/11 | | | | |
| 52h | 3452h | [7:0] | TO KDDEDADE | OOEh | 017h | 02Fh | 00Ph | 017h | Clobal timing |
| 53h | 3453h | [0] | TCLKPREPARE | 00Fh | 017h | 02FN | 00Bh | 017h | Global timing |
| 54h | 3454h | [7:0] | TLPX | 00Fh | 017h | 027h | 00Fh | 017h | Global timing |
| 55h | 3455h | [0] | ILFA | | 01711 | 02/11 | UUFII | | Giobal tilling |
| 72h | 3472h | [7:0] | V OUT SIZE | 07006 | | F.4 | | | |
| 73h | 3473h | [4:0] | X_OUT_SIZE | 079Ch | 51Ch | | | | |
| 80h | 3480h | [7:0] | INCKSEL7 | 92h | | | | | Set according to INCK |






Pixel Array Image Drawing in HD720p mode (Serial LVDS output)




Drive Timing Chart for HD720p mode (Serial LVDS output)





Pixel Array Image Drawing in HD720p mode (CSI-2 serial output)



Drive Timing Chart for HD720p mode (CSI-2 serial output)

Description of Various Function


Standby Mode

This sensor stops its operation and goes into standby mode which reduces the power consumption by writing "1" to the standby control register STANDBY. Standby mode is also established after power-on or other system reset operation.

List of Standby Mode Setting

| | | Register | details | | 1:4:1 | 0-4: | Status | Remarks |
|---------------|----------|----------|-------------------------------|-----|------------------|------------------|-----------|---|
| Register name | Register | Chip ID | Address (): I ² C | bit | Initial value | Setting value | | |
| STANDBY | | 02h | 00h (3000h) | [0] | 1 | 1 | Standby | Register communication is executed in standby mode. |
| STANDBT | _ | | | | | 0 | Operating | |

The serial communication registers hold the previous values. However, the address registers transmitted in standby mode are overwritten. The serial communication block operates even in standby mode, so standby mode can be canceled by setting the STANDBY register to "0". Some time is required for sensor internal circuit stabilization after standby mode is canceled. After standby mode is canceled, a normal image is output from the 9 frames after internal regulator stabilization (20 ms or more).



Sequence from Standby Cancel to Stable Image Output



Slave Mode and Master Mode

The sensor can be switched between slave mode and master mode. The switching is made by the XMASTER pin. Establish the XMASTER pin status before canceling the system reset. (Do not switch this pin status during operation.)

Input a vertical sync signal to XVS and input a horizontal sync signal to XHS when a sensor is in slave mode. For sync signal interval, input data lines to output for vertical sync signal and 1H period designated in each operating mode for horizontal sync signal. See the section of "Operating mode" for the number of output data line and 1H period.


Set the XMSTA register to "0" in order to start the operation after setting to master mode. In addition, set the count number of sync signal in vertical direction by the VMAX [17:0] register and the clock number in horizontal direction by the HMAX [13:0] register. See the description of Operation Mode for details of the section of "Operating Modes".


List of Slave and Master Mode Setting

| Pin name | Pin processing | Operating mode | Remarks | |
|-------------|----------------|----------------|------------------------|--|
| VMACTED nin | Fixed to Low | Master mode | High: OV _{DD} | |
| XMASTER pin | Fixed to High | | Low: GND | |

List of Register in Master Mode

| | Register detail | s (Chip ID | = 02h) | Initial | | | |
|-----------------|-----------------|------------------------------|--------|---------|---|---|--|
| Register name | Register | Address (): I ² C | bit | value | Setting value | Remarks | |
| XMSTA | _ | 02h (3002h) | [0] | 1 | Master operation ready Master operation start | The master operation starts by setting 0. | |
| | VMAX [7:0] | 18h (3018h) | [7:0] | | See the item of each drive mode. | | |
| VMAX [17:0] | VMAX [15:8] | 19h (3019h) | [7:0] | 00465h | | Line number per frame designated | |
| | VMAX [17:16] | 1Ah (301Ah) | [1:0] | | | | |
| HMAX [13:0] | HMAX [7:0] | 1Ch (301Ch) | [7:0] | 0898h | See the item of each drive mode. | Clock number per line designated | |
| [13.0] | HMAX [15:8] | 1Dh (301Dh) | [7:0] | 009011 | | | |
| XVSLNG [1:0] | _ | 48h (3048h) | [5:4] | 0h | 0: 1H, 1: 2H, 2: 4H, 3: 8H | XVS low level pulse width designated | |
| XHSLNG [1:0] | 1 | 49h (3049h) | [5:4] | 0h | 0: Min. to 3: Max. See the next | XHS low level pulse width designated | |
| XVSOUTSEL [1:0] | _ | 4Bh | [1:0] | 0h | 0: Fixed to High 2: VSYNC output Others: Setting prohibited | | |
| XHSOUTSEL [1:0] | _ | (304Bh) | [3:2] | 0h | 0: Fixed to High 2: HSYNC output Others: Setting prohibited | | |





XVS/XHS output waveform in sensor master mode

List of XHSLNG Register

| | | LVDS serial output | | | | | | | |
|------------|-------------|--------------------|-------------|-------------|-------------|-------------|--|--|--|
| DCK | 594 | 297 | 148.5 | 445.5 | 222.75 | 111.375 | | | |
| DCK | [Mbps / ch] | [Mbps / ch] | [Mbps / ch] | [Mbps / ch] | [Mbps / ch] | [Mbps / ch] | | | |
| XHSLNG = 0 | 64 bit | 32 bit | 16 bit | 48 bit | 24 bit | 12 bit | | | |
| XHSLNG = 1 | 128 bit | 64 bit | 32 bit | 96 bit | 48 bit | 24 bit | | | |
| XHSLNG = 2 | 256 bit | 128 bit | 64 bit | 192 bit | 96 bit | 48 bit | | | |
| XHSLNG = 3 | 512 bit | 256 bit | 128 bit | 384 bit | 192 bit | 96 bit | | | |

The XVS and XHS are output in timing that set 0 to the register XMSTA. If set 0 to XMSTA during standby, the XVS and XHS are output just after standby is released. The XVS and XHS are output asynchronous with other input or output signals. In addition, the output signals are output with a undefined latency time (system delay) relative to the XHS. Therefore, refer to the sync codes output from the sensor and perform synchronization.

Gain Adjustment Function


SONY

The Programmable Gain Control (PGC) of this device consists of the analog block and digital block. The total of analog gain and digital gain can be set up to 72 dB by the GAIN [7:0] register setting. The same setting is applied in all colors.

The value which is 10/3 times the gain is set to register. (0.3 dB step)

Example)


When set to 6 dB: $6 \times 10/3 = 20d$; GAIN [7:0] = 14h When set to 12.6 dB: $12.6 \times 10/3 = 42d$; GAIN [7:0] = 2Ah



List of PGC Register

| Register | Register deta | ils (Chip ID = | 02h) | Initial | Setting value | Remarks | |
|------------|---------------|---------------------------------|-------|---------|----------------------|---|--|
| name | Register | Address (): I ² C | bit | value | Setting range | Remarks | |
| GAIN [7:0] | GAIN [7:0] | 14h (3014h) | [7:0] | 00h | 00h-F0h (0d-240d) | Setting value: Gain [dB] × 10/3 (0.3 dB step) | |

The gain setting is reflected at the next frame that the communication is performed as shown below.



Gain Reflection Timing

Black Level Adjustment Function

The black level offset (offset variable range: 000h to 1FFh) can be added relative to the data in which the digital gain modulation was performed by the BLKLEVEL [8:0] register. When the BLKLEVEL setting is increased by 1 LSB, the black level is increased by 1 LSB.

Use with values shown below is recommended.

10-bit output: 03Ch (60d) 12-bit output: 0F0h (240d)

List of Black Level Adjustment Register

| | Register detai | ls (Chip ID = 02h) | Initial | | | |
|------------------|----------------------|--------------------|---------|-------|---------------|--|
| Register name | Register Address bit | | bit | value | Setting value | |
| DI KI EVEL 10:01 | BLKLEVEL [7:0] | 0Ah (300Ah) | [7:0] | 0F0h | 000h to 1FFh | |
| BLKLEVEL [8:0] | BLKLEVEL [8] | 0Bh (300Bh) | [0] | UFUN | | |


SONY IMX307LQD-C

Normal Operation and Inverted Operation


The sensor readout direction (normal / inverted) in vertical direction can be switched by the VREVERSE register setting and in horizontal direction can be switched by the HREVERSE register setting. See the section of "Operating Modes" for the order of readout lines in normal and inverted modes. One invalid frame is generated when reading immediately after the readout direction change in order to switch the normal operation and inversion between frames.

List of Drive Direction Setting Register

| | Register detai | ls (Chip ID = 02h) | Initial | | |
|---------------|----------------|--------------------------------|---------|-------|--|
| Register name | Register | Address ():I ² C | bit | value | Setting value |
| VREVERSE | _ | 07h | [0] | 0h | 0: Normal (Initial value) 1: Vertical Inverted |
| HREVERSE | _ | (3007h) | [1] | 0h | 0: Normal (Initial value) 1: Horizontal Inverted |



Normal and Inverted Drive Outline in Vertical Direction (TOP VIEW)



Normal and Inverted Drive Outline in Horizontal Direction (TOP VIEW)

Shutter and Integration Time Settings

This sensor has a variable electronic shutter function that can control the integration time in line units. In addition, this sensor performs rolling shutter operation in which electronic shutter and readout operation are performed sequentially for each line.

Note) For integration time control, an image which reflects the setting is output from the frame after the setting changes.

Example of Integration Time Setting

The sensor's integration time is obtained by the following formula.

Integration time = 1 frame period - (SHS1 + 1) × (1H period)

- *1 The frame period is determined by the input XVS when the sensor is operating in slave mode, or the register VMAX value in master mode. The frame period is designated in 1H units, so the time is determined by (Number of lines × 1H period).
- *2 See "Operating Modes" for the 1H period.

In this section, the shutter operation and storage time are shown as in the figure below with the time sequence on the horizontal axis and the vertical address on the vertical axis. For simplification, shutter and readout operation are noted in line units.




Image Drawing of Shutter Operation

Normal Exposure Operation (Controlling the Integration Time in 1H Units)

The integration time can be controlled by varying the electronic shutter timing. In the electronic shutter settings, the integration time is controlled by the SHS1 [17:0] register. Set SHS1 [17:0] to a value between 1 and (Number of lines per frame - 1). When the sensor is operating in slave mode, the number of lines per frame is determined by the XVS interval (number of lines), using the input XHS interval as the line unit.

When the sensor is operating in master mode, the number of lines per frame is determined by the VMAX register. The number of lines per frame differs according to the operating mode.

Registers Used to Set the Integration Time in 1H Units

| Register detai | ls (Chip ID = 0 |)2h) | | |
|------------------------------|--|---|--|--|
| Register | Address (): I ² C | bit | Initial value | Setting value |
| SHS1 [7:0] | 20h (3020h) | [7:0] | | Sets the shutter sweep time. |
| SHS1 [15:8] 21h [7:0] 00000h | 00000h | 1 to (Number of lines per frame - 2) * 0 and number of lines per frame -1 | | |
| SHS1 [17:16] | 22h (3022h) | [1:0] | | setting is prohibited |
| VMAX [7:0] | 18h (3018h) | [7:0] | | |
| VMAX [15:8] | 19h (3019h) | [7:0] | 00465h | Sets the number of lines per frame (only in master mode). See "Operating Modes" for the setting value in each mode. |
| VMAX [17:16] | 1Ah (301Ah) | [1:0] | | initiation in the section of the section in the sec |
| | Register SHS1 [7:0] SHS1 [15:8] SHS1 [17:16] VMAX [7:0] VMAX [15:8] | Register | Register (): I²C bit SHS1 [7:0] 20h (3020h) [7:0] SHS1 [15:8] 21h (3021h) [7:0] SHS1 [17:16] 22h (3022h) [1:0] VMAX [7:0] 18h (3018h) [7:0] VMAX [15:8] 19h (3019h) [7:0] VMAX [17:16] 1Ah (1:0) | Register Address (): I²C bit Initial value SHS1 [7:0] 20h (3020h) [7:0] SHS1 [15:8] 21h (3021h) [7:0] SHS1 [17:16] 22h (3022h) [1:0] VMAX [7:0] 18h (3018h) [7:0] VMAX [15:8] 19h (3019h) [7:0] VMAX [17:16] 1Ah (1:0) |




Image Drawing of Integration Time Control within a Frame

Long Exposure Operation (Control by Expanding the Number of Lines per Frame)

Long exposure operation can be performed by lengthening the frame period.

When the sensor is operating in slave mode, this is done by lengthening the input vertical sync signal (XVS) pulse interval.

When the sensor is operating in master mode, it is done by designating a larger register VMAX [17:0] value compared to normal operation. When the integration time is extended by increasing the number of lines, the rear V blanking increases by an equivalent amount.

Although the maximum value of long exposure operation changes in each modes, the maximum of long time exposure is approximately 1 s.

When set to a number of V lines or more than that noted for each operating mode, the imaging characteristics are not guaranteed during long exposure operation.




Image Drawing of Long Integration Time Control by Adjusting the Frame Period

Example of Integration Time Settings

The example of register setting for controlling the storage time is shown below.

Example of Integration Time Settings (In Full HD 1080p)

| Operation | Sensor setti | ng (register) | Integration time | |
|-------------------|--------------|---------------|--------------------|--|
| Operation | VMAX* | SHS1** | Integration time | |
| | | 1123 | 1H | |
| | 1125 | : | : | |
| Normal frame rate | | N | (1125 - (N + 1)) H | |
| | | : | : | |
| | | 1 | 1123H | |

^{*} In sensor master mode. In slave mode, the interval is the same as XVS input.

^{**} The SHS1 setting value (N) is set between "1" and "the VMAX value (M) -2".

Signal Output

Output Pin Settings

The output formats of this sensor support the following modes.

Low voltage LVDS serial (2 ch / 4 ch switching) DDR output CSI-2 serial (2 Lane / 4 Lane, RAW10 / RAW12) output

The switching for serial interface is made by the OMODE pin. Establish the OMODE pin status before canceling the system reset. (Do not switch this pin status during operation.) Each mode is set using the register OPORTSEL. The table below shows the output format settings.

List of Interface Switching

| Pin name | Pin | Interface | Remarks |
|-----------|---------------|-------------------------|------------|
| OMODE nin | Fixed to Low | CSI-2 serial | High: OVDD |
| OMODE pin | Fixed to High | Low voltage LVDS serial | Low: GND |

List of Output Interface Setting Register

| De gieten neme | Register details (Chip ID = 02h) Initial Setting | | Setting | Description | | |
|----------------|--|-----|---------|----------------------------------|----------------------------------|--|
| Register name | Address ():I ² C | bit | value | value | Description | |
| | | | | Dh | Low voltage LVDS serial 2 ch DDR | |
| OPORTSEL | OPORTSEL 46h [7:4] [7:4] | Eh | Eh | Low voltage LVDS serial 4 ch DDR | | |
| [3:0] | | | N/A | CSI-2 serial 2Lane | | |
| | | | | N/A | CSI-2 serial 4Lane | |

^{*} In CSI-2 output, set registers that described in section "CSI-2 output setting".

Each output pin is shown in the table below when setting low-voltage LVDS serial 2 ch / 4 ch output.

Output Pins for Low LVDS Serial and CMOS parallel

| | Low voltage LVDS serial DDR output | | | | |
|---------|------------------------------------|---------|--|--|--|
| DOP/DOM | 2 ch | 4 ch | | | |
| DLOMD | Hi-Z | Ch4 / M | | | |
| DLOPD | Hi-Z | Ch4 / P | | | |
| DLOMC | Ch2 / M | Ch2 / M | | | |
| DLOPC | Ch2 / P | Ch2 / P | | | |
| DLOMB | Ch1 / M | Ch1 / M | | | |
| DLOPB | Ch1 / P | Ch1 / P | | | |
| DLOMA | Hi-Z | Ch3 / M | | | |
| DLOPA | Hi-Z | Ch3 / P | | | |


Low-voltage LVDS serial 2 ch / 4 ch output format is shown in the figure below.

When setting 2 ch, after four data of SAV is output in the order of CH1 and CH2 pixel data is repeatedly output in the same order and then four data of EAV is output in the same order to CH1 and CH2 respectively.

When setting 4 ch, after four data of SAV is output in the order of CH1, CH2, CH3 and CH4 pixel data is repeatedly output in the same order and then four data of EAV is output in the same order to CH1, CH2, CH3 and CH4 respectively.

Data is sent MSB first.

For details, see drive timing in each mode in the section of "Operation Mode".



Output Format of Low voltage LVDS Serial 2 ch / 4 ch (Full HD 1080p)

SONY

CSI-2 output

The output formats of this sensor support the following modes.

CSI-2 serial 2 Lane / 4 Lane, RAW10 / RAW12

The 2 Lane / 4 Lane serial signal output method using this sensor is described below.

Complied with the CSI-2, data is output using 2 Lane / 4 Lane. The image data is output from the CSI-2 output pin. The DMOPA/DMOMA are called the Lane1 data signal, the DMOPB/DMOMB are called the Lane2 data signal, the DMOPD/DMOMD are called the Lane4 data signal. In addition, the clock signals are output from DMCKP/DMCKN of the CSI-2 pins.

In 2 Lane mode, data is output from Lane1 and Lane2. In 4 Lane mode, data is output from Lane1, Lane2, Lane3 and Lane4. The bit rate maximum value is 891 Mbps / Lane.

The select of RAW10 / RAW12 is set by the register: CSI_DT_FMT [15:0] The number of output lanes is set by the register: CSI_LANE_MODE [1:0] and the number of lanes physically connected is set by PHYSICAL_LANE_NUM [1:0]. Unused lanes (when setting 2 lanes; DMOPC / DMOMC, DMOPD / DMOMD) are set to Hi-Z output by the setting. When the number of lanes more than CSI_LANE_MODE is set by PHYSICAL_LANE_NUM, unused lanes output signals conformed to MIPI standard.

| Dogistor warns | Register details (Chip ID = 06h) | | Initial | Setting | Description | |
|------------------------|-------------------------------------|-------|---------|---------|--------------------|--|
| Register name | Address ():I ² C | bit | value | value | Bescription | |
| 001 DT ENT (45.0) | (3441h) (3341h) | | 0A0Ah | RAW10 | | |
| CSI_DT_FMT [15:0] | 42h (3442h) | [7:0] | 0C0Ch | 0C0Ch | RAW12 | |
| | 07h (3407h) | [1:0] | | 0h | Setting prohibited | |
| PHYSICAL LANE NUM | | | 3h | 1h | 2Lane | |
| [1:0] | | | | 2h | Setting prohibited | |
| | | | | 3h | 4Lane | |
| | | | | 0h | Setting prohibited | |
| 001 1 4115 14055 14 01 | 43h | [4.0] | 26 | 1h | 2Lane | |
| CSI_LANE_MODE [1:0] | (3443h) | [1:0] | 3h | 2h | Setting prohibited | |
| | | | | 3h | 4Lane | |

The formats of RAW12 and RAW10 are shown below.




→ RAW12 Format

→ RAW10 Format

The Example of Format of RAW12 / RAW10

SONY IMX307LQD-C

The each formal of 2 Lane and 4 Lane are shown below.




2 Lane / 4 Lane Output Format

SONY IMX307LQD-C

MIPI Transmitter

Output pins (DMOPA, DMOMA, DMOPB, DMOMB, DMOPC, DMOMC, DMOPD, DMOMD, DMCKP, DMCKM) are described in this section.




Relationship between Pin Name and MIPI Output Lane

The pixel signals are output by the CSI-2 High-speed serial interface. See the MIPI Standard

- · MIPI Alliance Standard for Camera Serial Interface 2 (CSI-2) Version 1.01.00
- MIPI Alliance Specification for D-PHY Version 1.00.00

The CSI-2 transfers one bit with a pair of differential signals. The transmitter outputs differential current signal after converting pixel signals to it. Insert external resistance in differential pair in a series or use cells with a built-in resistance on the Receiver side. When inserting an external resistor, as close as possible to the Receiver. The differential signals maintain a constant interval and reach the receiver with the shortest wiring length possible to avoid malfunction. The maximum bit rate of each Lane are 891 Mbps / Lane.



Universal Lane Module Functions


Output Pin Bit Width Selection

The output pin width can be selected from 10-bit or 12-bit output using the register ODBIT. When low-voltage LVDS serial output, continuous data is output MSB first by 10-bit and 12-bit output setting respectively. 10-bits sync code are output when ODBIT = 0 (10-bit output), and 12-bit sync codes are output when ODBIT = 1 (12-bit output).

Output Pin Bit Width Selection Setting Register


| Register | Register de | Initial | | | |
|----------|-------------|----------------------|-----|-------|------------------------|
| name | Register | Register Address bit | | value | Setting value |
| ODBIT | _ | 46h (3046h) | [0] | 1h | 0: 10 bit 1: 12 bit |

ODBIT = 0 (Low voltage LVDS serial 10 bit output)



Example of Data format in low-voltage LVDS serial 10-bit output

ODBIT = 1 (Low voltage LVDS serial 12 bit output)



Example of Data format in low-voltage LVDS serial 12-bit output

Number of Internal A/D Conversion Bits Setting

The number of internal A/D conversion bits can be selected from 10 bits or 12 bits by the register ADBIT. See the section of "Operating Modes" for the correspondence with each mode.

List of Bit Width Selection

| Register | *1: C | ster details hip ID = 02h hip ID = 03h | | Initial value | Setting value |
|-------------|----------|--|-------|---------------|----------------------------|
| name | Register | Address (): I ² C | bit | | |
| ADBIT | _ | 05h *1 (3005h) | [0] | 1h | 0: 10 bit 1: 12 bit |
| ADBIT1[7:0] | _ | 29h *2 (3129h) | [7:0] | 1Dh | 10 bit: 1Dh 12 bit: 00h |
| ADBIT2[7:0] | _ | 7Ch *2 (317Ch) | [7:0] | 12h | 10 bit: 12h 12 bit: 00h |
| ADBIT3[7:0] | _ | ECh *2 (31ECh) | [7:0] | 37h | 10 bit: 37h 12 bit: 0Eh |

Output Rate Setting

The sensor output rate is determined uniformly by the sensor operating mode and the output format. See the section of "Operating Modes" for the relationship between each setting and the frame rate, data rate and data bit rate. The registers related to mode setting are shown in the table below.

Related Registers for Setting Operation Mode

| | Register de | etails (Chip ID | = 02h) | Initial | Setting value | |
|---------------|-------------|---------------------------------|-----------|---------|---|--|
| Register name | Register | Address (): I ² C | bit | value | | |
| WINMODE [2:0] | _ | 07h (3007h) | 07h [6:4] | | 0: Full HD 1080p 1: 720 p 4: Window cropping from Full HD 1080p | |
| FRSEL [1:0] | _ | 09h (3009h) | [1:0] | 1h | 1: 60 frame / s 2: 30 frame / s 0,3: Setting prohibited | |

Output Signal Range

In sub LVDS output mode, the sensor output has 10 bit or 12 bit gray scale according to the setting. The output is not performed at full range and the range is the values shown in the table below See the item of "Sync Codes" in the section of "Operating Modes" for the sync codes.

Output Gradation and Output Range (Low voltage LVDS Output)

| 0 1 1 1 1 | Output value | | | | |
|------------------|--------------|------|--|--|--|
| Output gradation | Min. | Max. | | | |
| 10 bit | 001h | 3FEh | | | |
| 12 bit | 001h | FFEh | | | |

In CSI-2 output mode, the sensor output has either a 10 bit or 12 bit gradation, but output is not performed over the full range, and the maximum output value is the 3FFh value (10 bit output) and the FFFh one (12 bit output). The output range for each output gradation is shown in the table below.

Output Gradation and Output Range (CSI-2 Output)

| | Output value | | | | |
|------------------|--------------|------|--|--|--|
| Output gradation | Min. | Max. | | | |
| 10 bit | 000h | 3FFh | | | |
| 12 bit | 000h | FFFh | | | |

INCK Setting

The available operation mode varies according to INCK frequency. Input either 37.125 MHz or 74.25 MHz for INCK frequency. The INCK setting register and the list of INCK setting are shown in the table below.

INCK Setting Register


| Register name | Register details *1: Chip ID = 02h *2: Chip ID = 03h *3: Chip ID = 06h | | Initial value | INCK | = 37.125 | 5 MHz | INCK | (= 74.25 | MHz | |
|---------------|---|---------------------------------|------------------|------|---------------|----------------|------|---------------|----------------|------|
| | Register | Address (): I ² C | bit | | 1080p LVDS | 1080p CSI-2 | 720p | 1080p LVDS | 1080p CSI-2 | 720p |
| INCKSEL1 | _ | 5Ch *1 (305Ch) | [7:0] | 0Ch | 18h | 18h | 20h | 0Ch | 0Ch | 10h |
| INCKSEL2 | _ | 5Dh *1 (305Dh) | [7:0] | 00h | 00h | 03h | 00h | 00h | 03h | 00h |
| INCKSEL3 | _ | 5Eh *1 (305Eh) | [7:0] | 10h | 20h | 20h | 20h | 10h | 10h | 10h |
| INCKSEL4 | _ | 5Fh *1 (305Fh) | [7:0] | 01h | 01h | 01h | 01h | 01h | 01h | 01h |
| INCKSEL5 | _ | 5Eh *2 (315Eh) | [7:0] | 1Bh | 1Ah | 1Ah | 1Ah | 1Bh | 1Bh | 1Bh |
| INCKSEL6 | _ | 64h *2 (3164h) | [7:0] | 1Bh | 1Ah | 1Ah | 1Ah | 1Bh | 1Bh | 1Bh |
| INCKSEL7 | _ | 80h *3 (3480h) | [7:0] | 92h | 49h | 49h | 49h | 92h | 92h | 92h |

Register Hold Setting

Register setting can be transmitted with divided to several frames and it can be reflected globally at a certain frame by the register REGHOLD. Setting REGHOLD = 1 at the start of register communication period prevents the registers that are set thereafter from reflecting at the frame reflection timing. The registers that are set when setting REGHOLD = 1 are reflected globally by setting REGHOLD = 0 at the end of communication period of the desired frame to reflect the register.

Register Hold Setting Register

| Pogistor | Register det | ails (Chip ID = 0 | 2h) | Initial | Setting value | |
|------------------|--------------|---------------------------------|-----|---------|--|--|
| Register name | Register | Address (): I ² C | bit | value | | |
| REGHOLD | _ | 01h (3001h) [0] | | 0h | 0: Invalid 1: Valid (Register hold) | |



Register Hold Setting



Software Reset (CMOS parallel / Low voltage LVDS serial only)


This function is prohibited in CSI-2 output mode.

Software reset can be performed by register setting using the register SW_RESET.Sensor reset is performed by setting SW_RESET = 1. However, the communication to continuous address cannot use. The registers become initial state and standby 500 ns after setting SW_RESET = 1. The SW_RESET signal returns to "0" automatically. The DLOPA-D/DLOMA-H/DCKP/DCKM terminal will be Hi-Z.

The XVS and XHS output High in master mode. Input High to the XVS and XHS before setting SW_RESET = 1 in slave mode. Follow the sequence in the item of "Standby Mode" to perform register initial setting and standby cancel from standby state.

Software Reset Register Setting

| Pogistor | Register det | ails (Chip ID = 0 | 2h) | | | |
|------------------|----------------------|-------------------|-----|---------------|---------------------------------|--|
| Register name | Register Address bit | | bit | Initial value | Setting value | |
| SW_RESET | _ | 03h (3003h) | [0] | 0h | 0: Normal Operation 1: Reset | |



Software Reset

Mode Transitions

When changing the operating mode during sensor drive operation, set via sensor standby. However, these transitions that described below can be transitions without standby.

- ♦ Change the number of vertical lines (In sensor master mode, change the VMAX. In sensor slave mode, change the period of XVS input.)
- ◆ Horizontal and vertical scan direction. (When the vertical scan direction is changed, an invalid frame generates during transition.)
- ◆ Change the HCG mode and LCG mode.
- ◆ Change the mode between All-pixel scan and Window cropping. (However, It is case that transitions by not changing register HMAX and FRSEL. In addition, an invalid frame generates during transition.)


When changing input INCK frequency (register INCKSEL1, INCKSEL2, INCKSEL3, INCKSEL4, INCKSEL5, INCKSEL6, and INCKSEL7 change) or when operating mode transition that changes output bit width (register ODBIT) or output format (register OPORTSEL [3:0]), always start the operation via sensor standby after changing mode during standby following the standby cancel sequence.

When changing input INCK frequency, care should be taken not to be input pulses whose width are shorter than the High / Low level width in front and behind of the INCK pulse at the frequency change. If the pulses above generate at the frequency change, change INCK frequency during system reset in the state of XCLR = Low, and then perform system clear in the state of XCLR = High following the item of "Power on sequence" in the section of "Power on / off sequence". Execute initial setting again because the register settings become default state after system clear.

Power-on and Power-off Sequence

Power-on sequence

- 1. Turn On the power supplies so that the power supplies rise in order of 1.2 V power supply (DV_{DD}) \rightarrow 1.8 V power supply (OV_{DD}) \rightarrow 2.9 V power supply (AV_{DD}). In addition, all power supplies should finish rising within 200 ms.
- 2. Start master clock (INCK) input after turning On the power supplies.
- 3. The register values are undefined immediately after power-on, so the system must be cleared. Hold XCLR at Low level for 500 ns or more after all the power supplies have finished rising. (The register values after a system clear are the default values.) In addition, hold XCE to High level during this period. Rise XCE after 1.8 V power supply (OVDD).
- 4. The system clear is applied by setting XCLR to High level. However, the maser clock needs to stabilize before setting the XCLR pin to High level.
- Make the sensor setting by register communication after the system clear. A period of 20 μs or more should be provided after setting XCLR High before inputting the communication enable signal XCE. In I²C communication, XCE is fixed to High.




Power-on Sequence

| Item | Symbol | Min. | Max. | Unit |
|---|-------------------|------|------|------|
| 1.2 V power supply rising → 1.8 V power supply rising | T0 | 0 | _ | ns |
| 1.8 V power supply rising → 2.9 V power supply rising | T1 | 0 | | ns |
| Rising time of all power supply | T2 | _ | 200 | ms |
| INCK active → Clear OFF | T_{LOW} | 500 | | ns |
| Clear OFF → Communication start | T _{XCE} | 20 | | μs |
| Standby OFF (communication) | т | 20 | | ma |
| → External input XHS,XVS (slave mode only) | T _{SYNC} | 20 | | ms |

Power-off sequence

Turn Off the power supplies so that the power supplies fall in order of 2.9 V power supply (AVDD) \rightarrow 1.8 V power supply (OVDD) \rightarrow 1.2 V power supply (DVDD). In addition, all power supplies should falling within 200 ms. Set each digital input pin (INCK, XCE, SCK, SDI, XCLR, XMASTER, OMODE, XVS, XHS) to 0 V before the 1.8 V power supply (OVDD) falls.



Power-off Sequence

| Item | Symbol | Min. | Max. | Unit |
|---|------------------|------|------|-------|
| Standby ON (communication) → LP11 mode start | T _{STB} | Unti | l FE | |
| LP00 → XCLR falling | T _{CLR} | 128 | _ | cycle |
| 2.9 V power shut down → 1.8 V power shut down | T4 | 0 | | ns |
| 1.8 V power shut down → 1.2 V power shut down | T5 | 0 | | ns |
| Shut down time of all power supply | T6 | _ | 200 | ms |

SONY IMX307LQD-C

Sensor Setting Flow


Setting Flow in Sensor Slave Mode

The figure below shows operating flow in sensor slave mode.

For details of "Power-on" to "Reset cancel", see the item of "Power-on sequence" in this section.

For details of "Standby cancel" until "Wait for image stabilization", see the item of "Standby mode".

"Standby setting (power save mode) can be made by setting the STANDBY register to "1" during "Operation".



Sensor Setting Flow (Sensor Slave Mode)

Setting Flow in Sensor Master Mode


The figure below shows operating flow in sensor master mode.

For details of "Power-on" to "Reset cancel", see the item of "Power on sequence" in this section.

For details of "Standby cancel" until "Wait for image stabilization", see the item of "Standby mode".


In master mode, "Master mode start" by setting register XMSTA to "0" after "Waiting for internal regulator stabilization"


"Standby setting (power save mode) can be made by setting the STANDBY register to "1" during "Operation". This time, set "master mode stop" by setting XMSTA to "1".




Sensor Setting Flow (Sensor Master Mode)

Peripheral Circuit







Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party and other right due to same.


Spot Pixel Specifications

(AV_{DD} = 2.9 V, OV_{DD} = 1.8 V, DV_{DD} = 1.2 V, Tj = 60 $^{\circ}$ C, 30 frame/s, Gain: 0 dB)

| | | | | Maximu | m distorted | pixels in ea | Measurement | | | | | | |
|----------------------|--------------------------|----------------------|----------|----------------------|--------------------|--------------|----------------|---------|----|--------|----------|---|----------------|
| Type of distortion | Гуре of distortion Level | | 0 to II' | Effective OB | III Ineffective OB | | method | Remarks | | | | | |
| Black or white | TBD % ≤ D | | TBD | No evaluation | | 1 | | | | | | | |
| pixels at high light | | | crite | | riteria applie | ed | ı | | | | | | |
| White pixels | TDD mV 4 | | | D mV + D | | 2D mV < D | | | 20 | No eva | aluation | 2 | 1/20 a atamana |
| in the dark | TBD mV ≤ D | | 11 | TBD criteria applied | | 2 | 1/30 s storage | | | | | | |
| Black pixels at | D TDD/ | | TDD | N | No evaluation | | 2 | | | | | | |
| signal saturated | | D <u><</u> TBD mV | | TBD | criteria applied | | 3 | | | | | | |

- Note) 1. Zone is specified based on all-pixel drive mode
 - 2. D Spot pixel level
 - 3. See the Spot Pixel Pattern Specifications for the specifications in which pixel and black pixel are close.

Zone Definition



Notice on White Pixels Specifications

After delivery inspection of CMOS image sensors, cosmic radiation may distort pixels of CMOS image sensors, and then distorted pixels may cause white point effects in dark signals in picture images. (Such white point effects shall be hereinafter referred to as "White Pixels".) Unfortunately, it is not possible with current scientific technology for CMOS image sensors to prevent such White Pixels. It is recommended that when you use CMOS image sensors, you should consider taking measures against such White Pixels, such as adoption of automatic compensation systems for White Pixels in dark signals and establishment of quality assurance standards. Unless the Seller's liability for White Pixels is otherwise set forth in an agreement between you and the Seller, Sony Semiconductor Solutions Corporation or its distributors (hereinafter collectively referred to as the "Seller") will, at the Seller's expense, replace such CMOS image sensors, in the event the CMOS image sensors delivered by the Seller are found to be to the Seller's satisfaction, to have over the allowable range of White Pixels as set forth above under the heading "Spot Pixels Specifications", within the period of three months after the delivery date of such CMOS image sensors from the Seller to you; provided that the Seller disclaims and will not assume any liability after you have incorporated such CMOS image sensors into other products.

Please be aware that Seller disclaims and will not assume any liability for (1) CMOS image sensors fabricated, altered or modified after delivery to you, (2) CMOS image sensors incorporated into other products, (3) CMOS image sensors shipped to a third party in any form whatsoever, or (4) CMOS image sensors delivered to you over three months ago. Except the above mentioned replacement by Seller, neither Sony Semiconductor Solutions Corporation nor its distributors will assume any liability for White Pixels. Please resolve any problem or trouble arising from or in connection with White Pixels at your costs and expenses.

[For Your Reference] The Annual Number of White Pixels Occurrence

The chart below shows the predictable data on the annual number of White Pixels occurrence in a single-story building in Tokyo at an altitude of 0 meters. It is recommended that you should consider taking measures against the annual White Pixels, such as adoption of automatic compensation systems appropriate for each annual number of White Pixels occurrence.

The data in the chart is based on records of past field tests, and signifies estimated number of White Pixels calculated according to structures and electrical properties of each device. Moreover, the data in the chart is for your reference purpose only, and is not to be used as part of any CMOS image sensor specifications.

Example of Annual Number of Occurrence

| White Pixel Level (in case of integration time = 1/30 s) (Tj = 60 °C / LCG mode) | Annual number of occurrence |
|--|-----------------------------|
| 5.6 mV or higher | TBD pcs |
| 10.0 mV or higher | TBD pcs |
| 24.0 mV or higher | TBD pcs |
| 50.0 mV or higher | TBD pcs |
| 72.0 mV or higher | TBD pcs |

- Note 1) The above data indicates the number of White Pixels occurrence when a CMOS image sensor is left for a year.
- Note 2) The annual number of White Pixels occurrence fluctuates depending on the CMOS image sensor storage environment (such as altitude, geomagnetic latitude and building structure), time (solar activity effects) and so on. Moreover, there may be statistic errors. Please take notice and understand that this is an example of test data with experiments that have being conducted over a specific time period and in a specific environment.
- Note 3) This data does not guarantee the upper limits of the number of White Pixels occurrence.

For Your Reference:

The annual number of White Pixels occurrence at an altitude of 3,000 meters is from 5 to 10 times more than that at an altitude of 0 meters because of the density of the cosmic rays. In addition, in high latitude geographical areas such as London and New York, the density of cosmic rays increases due to a difference in the geomagnetic density, so the annual number of White Pixels occurrence in such areas approximately doubles when compared with that in Tokyo.

Material No.03-0.0.9


Measurement Method for Spot Pixels

After setting to standard imaging condition II, and the device driver should be set to meet bias and clock voltage conditions. Configure the drive circuit according to the example and measure.

1. Black or white pixels at high light

After adjusting the luminous intensity so that the average value VG of the Gb / Gr signal outputs is TBD mV, measure the local dip point (black pixel at high light, V_{IB}) and peak point (white pixel at high light, V_{IK}) in the Gr / Gb / R / B signal output Vi (i = Gr / Gb / R / B), and substitute the value into the following formula.

Spot pixel level D = ((ViB or ViK) / Average value of Vi) × 100 [%]




Signal output waveform of R / G / B channel

2. White pixels in the dark

Set the device to a dark setting and measure the local peak point of the signal output waveform, using the average value of the dark signal output as a reference.

3. Black pixels at signal saturated

Set the device to operate in saturation and measure the local dip point, using the OB output as a reference.



Signal output waveform of R/G/B channel

Spot Pixel Pattern Specification

White Pixel, Black Pixel and Bright Pixel are judged from the pattern whether they are allowed or rejected, and counted.

List of White Pixel, Black Pixel and Bright Pixel Pattern

| No. | Pattern R G G B | It provides by color filter array described in the left. | White pixel Black pixel Bright pixel |
|-----|-----------------|--|--|
| 1 | | Same color | Rejected |

Note)

- 1." or shows the position of white pixel, black pixel and bright pixel.
 White pixel, black pixel and bright pixel are specified separately according the pattern.
 (Example: If a black pixel and a white pixel is in the pattern No.1 respectively, they are not judged to be rejected.)
- 2. When one or more spot pixels indicated "Rejected" is selected and removed.
- 3. Spot pixels other than described in the table above are all counted including the number of allowable spot pixels by zone.

SONY

IMX307LQD-C

Marking

TBD

Notes On Handling

1. Static charge prevention

Image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- (1) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes.
- (2) Use a wrist strap when handling directly.
- (3) Install grounded conductive mats on the floor and working table to prevent the generation of static electricity.
- (4) Ionized air is recommended for discharge when handling image sensors.
- (5) For the shipment of mounted boards, use boxes treated for the prevention of static charges.

2. Protection from dust and dirt

Image sensors are packed and delivered with care taken to protect the element glass surfaces from harmful dust and dirt. However, always clean the glass surfaces before use.

- (1) Perform all lens assembly and other work in a clean environment (class 1000 or less).
- (2) Do not touch the glass surface with hand and make any object contact with it. If dust or other is stuck to a glass surface, blow it off with an air blower. (For dust stuck through static electricity, ionized air is recommended.)
- (3) Clean with a cotton swab with ethyl alcohol if grease stained. Be careful not to scratch the glass.
- (4) Keep in a dedicated case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.

3. Installing (attaching)

- (1) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.
- (2) The adhesive may cause the marking on the rear surface to disappear.
- (3) If metal, etc., clash or rub against the package surface, the package may chip or fragment and generate dust.
- (4) Acrylate anaerobic adhesives are generally used to attach this product. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives to hold the product in place until the adhesive completely hardens. (Reference)
- (5) Note that the sensor may be damaged when using ultraviolet ray and infrared laser for mounting it.

4. Recommended reflow soldering conditions

The following items should be observed for reflow soldering.

(1) Temperature profile for reflow soldering

TBD

(2) Reflow conditions

- (a) Make sure the temperature of the upper surface of the seal glass resin adhesive portion of the package does not exceed 240 °C.
- (b) Perform the reflow soldering only one time.
- (c) Finish reflow soldering within 24 h after unsealing the degassed packing. Store the products under the condition of temperature of 30 °C or less and humidity of 60 % RH or less after unsealing the package.
- (d) Perform re-baking only one time under the condition at 125 °C for 24 h.

(3) Others

- (a) Carry out evaluation for the solder joint reliability in your company.
- (b) Note that an excessive rate of temperature increase during reflow or inattention after unsealing the degassed packaging may cause the WLCSP body to crack.
- (c) Note that X-ray inspection may damage characteristics of the sensor.


5. Others

- (1) Do not expose to strong light (sun rays) for long periods, as the color filters of color devices will be discolored.
- (2) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or use in such conditions.
- (3) This product is precision optical parts, so care should be taken not to apply excessive mechanical shocks or force.
- (4) Note that imaging characteristics of the sensor may be affected when approaching strong electromagnetic wave or magnetic field during operation.
- (5) Note that image may be affected by the light leaked to optical black when using an infrared cut filter that has transparency in near infrared ray area during shooting subjects with high luminance.

Individual-2015.12.22

Package Outline

(Unit: mm)



1) Thickness of seal glass is 0.4mm Refrective index 1.5

Sn (96.5%), Ag (3%), Cu (0.5%)

TARMINAL MATERIAL PACKAGE WEIGHT

0.1689

List of Trademark Logos and Definition Statements



* Exmor R is a trademark of Sony Corporation. The Exmor R is a Sony's CMOS image sensor with significantly enhanced imaging characteristics including sensitivity and low noise by changing fundamental structure of ExmorTM pixel adopted column parallel A/D converter to back-illuminated type.

STARVIS

* STARVIS is a trademark of Sony Corporation. The STARVIS is back-illuminated pixel technology used in CMOS image sensors for surveillance camera applications. It features a sensitivity of 2000 mV or more per 1 µm² (color product, when imaging with a 706 cd/m² light source, F5.6 in 1 s accumulation equivalent), and realizes high picture quality in the visible-light and near infrared light regions.

Revision History

| Date of change | Ver | Page | Contain of Change |
|----------------|-----|------|-------------------|
| 2016/12/26 | 0.1 | _ | First Edition |
| | | | |
| | | | |
| | | | |