









SN75ALS192

ZHCSVF5E - JULY 1985 - REVISED MARCH 2024

SN75ALS192 四路差分线路驱动器

1 特性

- 符合或超出 ANSI 标准 EIA/TIA-422-B 和 ITU 建议 V.11 的要求
- 设计在高达 20Mbaud 的速率下运行
- 与三态 TTL 兼容
- 由 5V 单电源供电运行
- 在断电情况下具有高输出阻抗
- 互补输出使能输入
- 经改进可替代 AM26LS31

2 应用

- 工厂自动化
- ATM 和点钞机
- 智能电网
- 交流和伺服 电机驱动器

G ΕN 12 $\overline{\mathsf{G}}$ 2 1Y ∇ 3 1Z ∇ 6 2Y 5 2Z 10 **3**Y 11 3Z 14 15 13 逻辑符号

3 说明

这些四路差分线路驱动器设计用于双绞线或并行线传输 线路上的数据传输。它们符合 ANSI 标准 EIA/TIA-422-B和ITU建议 V.11的要求,并与三态 TTL 电路兼容。 先进的低功耗肖特基技术可提供高速度,但不会导致常 见的功率损耗。待机电源电流通常仅为 26mA,而传播 延迟时间的典型值小于 10ns。


高阻抗输入可保持低输入电流:高电平时小于 µA,低 电平时小于 $100\mu A$ 。互补输出使能输入(G和 \overline{G})允 许这些器件在高输入电平或低输入电平下启用。 SN75ALS192 支持超过 20Mbit/s 的数据速率,旨在与 SN75ALS193 四路线路接收器配合使用。

SN75ALS192 的工作温度范围是 0°C 至 70°C。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸⁽²⁾
SN75ALS192	SOIC (D , 16)	9.9mm × 6mm
	SO (NS , 16)	10.2mm × 7.8mm

- (1) 有关更多信息,请参阅节10。
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。



[†] 此符号符合 ANSI/IEEE 标准 91-1984 和 IEC 出版物 617-12。



Table of Contents

1 特性	1	6 Parameter Measurement Information	9
2 应用		7 Device Functional Modes	10
3 说明		8 Device and Documentation Support	11
4 Pin Configuration and Functions		8.1 接收文档更新通知	11
5 Specifications		8.2 支持资源	11
5.1 Absolute Maximum Ratings	4	8.3 商标	11
5.2 Dissipation Rating Table			11
5.3 Recommended Operating Conditions	4		
5.4 Thermal Information	4	9 Revision History	
5.5 Electrical Characteristics	5	10 Mechanical, Packaging, and Orderable	
5.6 Switching Characteristics	5	Information	11
5.7 Typical Characteristics [†]	6		

Product Folder Links: SN75ALS192

Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



4 Pin Configuration and Functions




图 4-1. D or NS Package (Top View)

表 4-1. Pin Functions

F	PIN	TYPE ⁽¹⁾	DESCRIPTION			
NAME	NO.	- ITPE	DESCRIPTION			
1A	1	I	Single Ended Data Input for Channel 1			
1Y	2	0	Non-Inverting Output for Differential Driver on Channel 1			
1Z	3	0	Inverting Output of Differential Driver on Channel 1			
G	4	I	Active High Enable Input (OR'd with \overline{G})			
2Z	5	0	Inverting Output of Differential Driver on Channel 2			
2Y	6	0	Non-Inverting Output for Differential Driver on Channel 2			
2A	7	I	Single Ended Data Input for Channel 2			
GND	8	GND	Device Ground			
3A	9	I	Single Ended Data Input for Channel 3			
3Y	10	0	Non-Inverting Output for Differential Driver on Channel 3			
3Z	11	0	Inverting Output of Differential Driver on Channel 3			
G	12	I	Active Low Enable Input (OR'd with G)			
4Z	13	0	Inverting Output of Differential Driver on Channel 4			
4Y	14	0	Non-Inverting Output for Differential Driver on Channel 4			
4A	15	I	Single Ended Data Input for Channel 4			
V _{CC}	16	Р	5V Power Supply Positive Terminal Connection			

Product Folder Links: SN75ALS192

⁽¹⁾ Signal Types: I = Input, O = Output, I/O = Input or Output, P = Power, GND = Ground.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V _{CC}	Supply voltage (see Note (2))		7	V
VI	Input voltage		7	V
	Off-state output voltage		6	V
	Continuous total dissipation	See Dissipation Ra	ting Table	
T _{stg}	Storage temperature range	- 65	150	°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		260	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 Dissipation Rating Table

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	N/A
N	1150 mW	9.2 mW/°C	736 mW	N/A

5.3 Recommended Operating Conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.75	5	5.25	V
High level input voltage, V _{IH}	2			V
Low-level input voltage, V _{IL}			0.8	V
High-level output current, I _{OH}			- 20	mA
Low-level output current, I _{OL}			20	mA
Operating free-air temperature, T _A	0		70	°C

5.4 Thermal Information

	THERMAL METRIC(1)	D (SOIC)	NS (SOP)	UNIT	
	THERMAL METRIC	16-	16-PINS		
R _{0 JA}	Junction-to-ambient thermal resistance	84.6	88.5	°C/W	
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	43.5	46.2	°C/W	
R _{θ JB}	Junction-to-board thermal resistance	43.	50.	°C/W	
ψ JT	Junction-to-top characterization parameter	10.4	13.5	°C/W	
^ф ЈВ	Junction-to-board characterization parameter	42.8	50.3	°C/W	
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

Product Folder Links: SN75ALS192

English Data Sheet: SLLS007

Copyright © 2024 Texas Instruments Incorporated

⁽²⁾ All voltage values except differential output voltage, V_{OD}, are with respect to network ground terminal.



5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST C	ONDITIONS ⁽¹⁾	MIN TYP(2)	MAX	UNIT
V _{IK}	Input clamp voltage	V _{CC} = MIN,	I _I = - 18mA		- 1.5	V
V _{OH}	High-level output voltage	V _{CC} = MIN,	I _{OH} = - 20mA	2.5		V
V _{OL}	Low-level output voltage	V _{CC} = MIN,	I _{OL} = 20mA		0.5	V
Vo	Output voltage	V _{CC} = MAX,	I _O = 0	0 6	V	
V _{OD1}	Differential output voltage	V _{CC} = MIN,	I _O = 0	1.5 6	V	
V _{OD2}	Differential output voltage	$R_L = 100\Omega$,	See 图 6-1	1/2 V _{OD1} or 2 ⁽³⁾		V
Δ V _{OD}	Change in magnitude of differential output voltage ⁽⁴⁾	$R_L = 100\Omega$,	See 图 6-1		±0.2	V
V _{oc}	Common-mode output voltage ⁽⁵⁾	$R_L = 100\Omega$,	See 图 6-1		±3	V
Δ V _{OC}	Change in magnitude of common- mode output voltage ⁽⁴⁾	R _L = 100Ω,	See 图 6-1		±0.2	V
	0.4.4	., .	V _O = 6V		100	
I _O	Output current with power off	V _{CC} = 0	$V_0 = -0.25V$		- 100	μΑ
	Off state (high impedance state) output	\/ - NAA\/	V _O = 0.5V		- 20	
l _{OZ}	current	V _{CC} = MAX	V _O = 2.5V		20	μA
I _I	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 7V		100	μA
I _{IH}	High-level input current	V _{CC} = MAX,	V _I = 2.7V		20	μΑ
I _{IL}	Low-level input current	V _{CC} = MAX,	V _I = 0.4V		- 200	μΑ
Ios	Short-circuit output current ⁽⁶⁾	V _{CC} = MAX		- 30 - 150	mA	
I _{CC}	Supply current (all drivers)	V _{CC} = MAX,	All outputs disabled	26	45	mA

- (1) For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
- (2) All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.
- (3) The minimum V_{OD2} with a 100- Ω load is either 1/2 V_{OD1} or 2 V, whichever is greater.
- (4) |V_{OD}| and |V_{OC}| are the changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input is changed from a high level to a low level.
- (5) In ANSI Standard EIA/TIA-422-B, V_{OC}, which is the average of the two output voltages with respect to ground, is called output offset voltage, V_{OS}.
- (6) Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

5.6 Switching Characteristics

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C} \text{ (see } 6-2\text{)}$

	PARAMETER	TEST CONDIT	IONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output	S1 and S2 open,	C _L = 30 pF		6	13	ns
t _{PHL}	Propagation delay time, high-to-low-level output	S1 and S2 open,	C _L = 30 pF		9	14	ns
	Output-to-output skew	S1 and S2 open,	C _L = 30 pF		3	6	ns
t _{PZH}	Output enable time to high level	S1 open and S2 closed			11	15	ns
t _{PZL}	Output enable time to low level	S1 closed and S2 open			16	20	ns
t _{PHZ}	Output disable time from high level	S1 open and S2 closed,	C _L = 10 pF		8	15	ns
t _{PLZ}	Output disable time from low level	S1 and S2 closed,	C _L = 10 pF		18	20	ns

提交文档反馈

5



5.7 Typical Characteristics[†]




图 5-1. Y Output Voltage vs Data Input Voltage







图 5-2. Y Output Voltage vs Data Input Voltage




The A input is connected to V_{CC} during the testing of the Y outputs and to ground during the testing of the Z outputs.
图 5-3. Y Output Voltage vs Enable G Input Voltage





The A input is connected to V_{CC} during the testing of the Y outputs and to ground during the testing of the Z outputs.





The A input is connected to V_{CC} during the testing of the Y outputs and to ground during the testing of the Z outputs.





The A input is connected to GND during the testing of the Y outputs and to V_{CC} during the testing of the Z outputs.

图 5-6. Z Output Voltage vs Enable G Input Voltage

Product Folder Links: SN75ALS192


Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.




5.7 Typical Characteristics[†] (continued)




The A input is connected to V_{CC} during the testing of the Y outputs and to ground during the testing of the Z outputs.

图 5-7. High-level Output Voltage vs Free-air Temperature




The A input is connected to V_{CC} during the testing of the Y outputs and to ground during the testing of the Z outputs.

图 5-8. High-level Output Voltage vs Output Current




The A input is connected to GND during the testing of the Y outputs and to V_{CC} during the testing of the Z outputs.

图 5-9. Low-level Output Voltage vs Free-air Temperature



The A input is connected to GND during the testing of the Y outputs and to V_{CC} during the testing of the Z outputs.

图 5-10. Low-level Output Voltage vs Low-level Output Current






图 5-12. Supply Current vs Supply Voltage

Product Folder Links: SN75ALS192


提交文档反馈

1

[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



5.7 Typical Characteristics[†] (continued)



提交文档反馈

Copyright © 2024 Texas Instruments Incorporated

8

Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not

Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not

Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



6 Parameter Measurement Information






图 6-1. Differential and Common-Mode Output Voltages



VOLTAGE WAVEFORMS



- When measuring propagation delay times and skew, switches S1 and S2 are open.
- Each enable is tested separately.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. C_L includes probe and jig capacitance.
- All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O \approx$ 50 Ω , $t_r \leq$ 15 ns, and $t_f \leq$ 6 ns.

图 6-2. Test Circuit and Voltage Waveforms

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

9

English Data Sheet: SLLS007



7 Device Functional Modes

表 7-1. Function Table (Each Driver)

INPUT ⁽¹⁾	ENABLES		ОИТІ	PUTS
Α	G	G	Y	Z
Н	Н	Х	Н	L
L	Н	X	L	Н
Н	X	L	Н	L
L	X	L	L	Н
X	L	Н	Z	Z

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off)




图 7-1. Schematics of Inputs and Outputs



8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

8.2 支持资源

TI E2E™中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

8.3 商标

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

8.4 静申放申警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

8.5 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

9 Revision History

注:以前版本的页码可能与当前版本的页码不同

Changes from Revision D (April 1998) to Revision E (March 2024)

Page

• 更改了整个文档中的表格、图和交叉参考的编号格式......1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

English Data Sheet: SLLS007

www.ti.com 3-Aug-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN75ALS192D	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	0 to 70	75ALS192
SN75ALS192DR	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS192
SN75ALS192DR.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS192
SN75ALS192N	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75ALS192N
SN75ALS192N.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75ALS192N
SN75ALS192NE4	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75ALS192N
SN75ALS192NSR	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS192
SN75ALS192NSR.A	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS192

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 3-Aug-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75ALS192DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN75ALS192DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN75ALS192NSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1

www.ti.com 24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75ALS192DR	SOIC	D	16	2500	353.0	353.0	32.0
SN75ALS192DR	SOIC	D	16	2500	340.5	336.1	32.0
SN75ALS192NSR	SOP	NS	16	2000	353.0	353.0	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN75ALS192N	N	PDIP	16	25	506	13.97	11230	4.32
SN75ALS192N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN75ALS192NE4	N	PDIP	16	25	506	13.97	11230	4.32

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOP



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司