

## DS91D176/DS91C176 100 MHz Single Channel M-LVDS Transceivers

Check for Samples: [DS91C176](#), [DS91D176](#)

### FEATURES

- DC to 100+ MHz / 200+ Mbps Low Power, Low EMI Operation
- Optimal for ATCA, uTCA Clock Distribution Networks
- Meets or Exceeds TIA/EIA-899 M-LVDS Standard
- Wide Input Common Mode Voltage for Increased Noise Immunity
- DS91D176 has Type 1 Receiver Input
- DS91C176 has Type 2 Receiver with Fail-safe
- Industrial Temperature Range
- Space Saving SOIC-8 Package

### DESCRIPTION

The DS91C176 and DS91D176 are 100 MHz single channel M-LVDS (Multipoint Low Voltage Differential Signaling) transceivers designed for applications that utilize multipoint networks (e.g. clock distribution in ATCA and uTCA based systems). M-LVDS is a new bus interface standard (TIA/EIA-899) optimized for multidrop networks. Controlled edge rates, tight input receiver thresholds and increased drive strength are some of the key enhancements that make M-LVDS devices an ideal choice for distributing signals via multipoint networks.

The DS91C176/DS91D176 are half-duplex transceivers that accept LVTTL/LVCMOS signals at the driver inputs and convert them to differential M-LVDS signals. The receiver inputs accept low voltage differential signals (LVDS, B-LVDS, M-LVDS, LV-PECL and CML) and convert them to 3V LVCMOS signals. The DS91D176 has a M-LVDS type 1 receiver input with no offset. The DS91C176 has an M-LVDS type 2 receiver which enable failsafe functionality.

### Typical Application in an ATCA Clock Distribution Network




Figure 1. System Diagram



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

## Connection and Logic Diagram




Figure 2. SOIC Package  
See Package Number D0008A

## M-LVDS Receiver Types

The EIA/TIA-899 M-LVDS standard specifies two different types of receiver input stages. A type 1 receiver has a conventional threshold that is centered at the midpoint of the input amplitude,  $V_{ID}/2$ . A type 2 receiver has a built in offset that is 100mV greater than  $V_{ID}/2$ . The type 2 receiver offset acts as a failsafe circuit where open or short circuits at the input will always result in the output stage being driven to a low logic state.




Figure 3. M-LVDS Receiver Input Thresholds



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

**Absolute Maximum Ratings <sup>(1)(2)</sup>**

Supply Voltage, $V_{CC}$	–0.3V to +4V
Control Input Voltages	–0.3V to ( $V_{CC}$ + 0.3V)
Driver Input Voltage	–0.3V to ( $V_{CC}$ + 0.3V)
Driver Output Voltages	–1.8V to +4.1V
Receiver Input Voltages	–1.8V to +4.1V
Receiver Output Voltage	–0.3V to ( $V_{CC}$ + 0.3V)
Maximum Package Power Dissipation at +25°C	
SOIC Package	833 mW
Derate SOIC Package	6.67 mW/°C above +25°C
Thermal Resistance (4-Layer, 2 oz. Cu, JEDEC)	
$\theta_{JA}$	150°C/W
$\theta_{JC}$	63°C/W
Maximum Junction Temperature	150°C
Storage Temperature Range	–65°C to +150°C
Lead Temperature (Soldering, 4 seconds)	260°C
ESD Ratings: (HBM 1.5kΩ, 100pF)	≥ 8 kV
(EIAJ 0Ω, 200pF)	≥ 250 V
(CDM 0Ω, 0pF)	≥ 1000 V

(1) "Absolute Maximum Ratings" are those beyond which the safety of the device cannot be verified. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.

**Recommended Operating Conditions**

		Min	Typ	Max	Units
Supply Voltage, $V_{CC}$		3.0	3.3	3.6	V
Voltage at Any Bus Terminal (Separate or Common-Mode)		–1.4		+3.8	V
Differential Input Voltage $V_{ID}$				2.4	V
LVTTL Input Voltage High $V_{IH}$		2.0		$V_{CC}$	V
LVTTL Input Voltage Low $V_{IL}$		0		0.8	V
Operating Free Air Temperature $T_A$		–40	+25	+85	°C

**Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified. <sup>(1) (2) (3) (4)</sup>

Parameter	Test Conditions	Min	Typ	Max	Units	
<b>M-LVDS Driver</b>						
$ V_{AB} $	Differential output voltage magnitude	$R_L = 50\Omega$ , $C_L = 5pF$	480		650	mV
$\Delta V_{AB}$	Change in differential output voltage magnitude between logic states	See <a href="#">Figure 4</a> and <a href="#">Figure 6</a>	–50	0	+50	mV
$V_{OS(ss)}$	Steady-state common-mode output voltage	$R_L = 50\Omega$ , $C_L = 5pF$	0.3	1.8	2.1	V
$ \Delta V_{OS(ss)} $	Change in steady-state common-mode output voltage between logic states	See <a href="#">Figure 4</a> and <a href="#">Figure 5</a> ( $V_{OS(PP)}$ @ 500KHz clock)	0		+50	mV
$V_{OS(PP)}$	Peak-to-peak common-mode output voltage			135		mV
$V_{A(OC)}$	Maximum steady-state open-circuit output voltage	See <a href="#">Figure 7</a>	0		2.4	V
$V_{B(OC)}$	Maximum steady-state open-circuit output voltage		0		2.4	V

(1) All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.

(2) All typicals are given for  $V_{CC} = 3.3V$  and  $T_A = 25^\circ C$ .

(3) The algebraic convention, in which the least positive (most negative) limit is designated as minimum, is used in this datasheet.

(4)  $C_L$  includes fixture capacitance and  $C_D$  includes probe capacitance.

## Electrical Characteristics (continued)

Over recommended operating supply and temperature ranges unless otherwise specified. <sup>(1)</sup> <sup>(2)</sup> <sup>(3)</sup> <sup>(4)</sup>

Parameter		Test Conditions	Min	Typ	Max	Units	
$V_{P(H)}$	Voltage overshoot, low-to-high level output	$R_L = 50\Omega$ , $C_L = 5\text{pF}$ , $C_D = 0.5\text{pF}$ See <a href="#">Figure 9</a> and <a href="#">Figure 10</a> <sup>(5)</sup>			1.2 $V_{SS}$	V	
$V_{P(L)}$	Voltage overshoot, high-to-low level output		-0.2 $V_{SS}$			V	
$I_{IH}$	High-level input current (LV TTL inputs)	$V_{IH} = 2.0\text{V}$	-15		15	$\mu\text{A}$	
$I_{IL}$	Low-level input current (LV TTL inputs)	$V_{IL} = 0.8\text{V}$	-15		15	$\mu\text{A}$	
$V_{IKL}$	Input Clamp Voltage (LV TTL inputs)	$I_{IN} = -18\text{mA}$	-1.5			V	
$I_{OS}$	Differential short-circuit output current	See <a href="#">Figure 8</a>	-43		43	mA	
<b>M-LVDS Receiver</b>							
$V_{IT+}$	Positive-going differential input voltage threshold	See <a href="#">FUNCTION TABLES</a>	Type 1		20	50	mV
			Type 2		94	150	mV
$V_{IT-}$	Negative-going differential input voltage threshold	See <a href="#">FUNCTION TABLES</a>	Type 1	-50	20		mV
			Type 2	50	94		mV
$V_{OH}$	High-level output voltage (LV TTL output)	$I_{OH} = -8\text{mA}$	2.4	2.7		V	
$V_{OL}$	Low-level output voltage (LV TTL output)	$I_{OL} = 8\text{mA}$		0.28	0.4	V	
$I_{OZ}$	TRI-STATE output current	$V_O = 0\text{V}$ or $3.6\text{V}$	-10		10	$\mu\text{A}$	
$I_{OSR}$	Short-circuit receiver output current (LV TTL output)	$V_O = 0\text{V}$		-48	-90	mA	
<b>M-LVDS Bus (Input and Output) Pins</b>							
$I_A$	Transceiver input/output current	$V_A = 3.8\text{V}$ , $V_B = 1.2\text{V}$			32	$\mu\text{A}$	
		$V_A = 0\text{V}$ or $2.4\text{V}$ , $V_B = 1.2\text{V}$	-20		+20	$\mu\text{A}$	
		$V_A = -1.4\text{V}$ , $V_B = 1.2\text{V}$	-32			$\mu\text{A}$	
$I_B$	Transceiver input/output current	$V_B = 3.8\text{V}$ , $V_A = 1.2\text{V}$			32	$\mu\text{A}$	
		$V_B = 0\text{V}$ or $2.4\text{V}$ , $V_A = 1.2\text{V}$	-20		+20	$\mu\text{A}$	
		$V_B = -1.4\text{V}$ , $V_A = 1.2\text{V}$	-32			$\mu\text{A}$	
$I_{AB}$	Transceiver input/output differential current ( $I_A - I_B$ )	$V_A = V_B$ , $-1.4\text{V} \leq V \leq 3.8\text{V}$	-4		+4	$\mu\text{A}$	
$I_{A(OFF)}$	Transceiver input/output power-off current	$V_A = 3.8\text{V}$ , $V_B = 1.2\text{V}$ , $DE = V_{CC}$ $0\text{V} \leq V_{CC} \leq 1.5\text{V}$			32	$\mu\text{A}$	
		$V_A = 0\text{V}$ or $2.4\text{V}$ , $V_B = 1.2\text{V}$ , $DE = V_{CC}$ $0\text{V} \leq V_{CC} \leq 1.5\text{V}$	-20		+20	$\mu\text{A}$	
		$V_A = -1.4\text{V}$ , $V_B = 1.2\text{V}$ , $DE = V_{CC}$ $0\text{V} \leq V_{CC} \leq 1.5\text{V}$	-32			$\mu\text{A}$	
$I_{B(OFF)}$	Transceiver input/output power-off current	$V_B = 3.8\text{V}$ , $V_A = 1.2\text{V}$ , $DE = V_{CC}$ $0\text{V} \leq V_{CC} \leq 1.5\text{V}$			32	$\mu\text{A}$	
		$V_B = 0\text{V}$ or $2.4\text{V}$ , $V_A = 1.2\text{V}$ , $DE = V_{CC}$ $0\text{V} \leq V_{CC} \leq 1.5\text{V}$	-20		+20	$\mu\text{A}$	
		$V_B = -1.4\text{V}$ , $V_A = 1.2\text{V}$ , $DE = V_{CC}$ $0\text{V} \leq V_{CC} \leq 1.5\text{V}$	-32			$\mu\text{A}$	
$I_{AB(OFF)}$	Transceiver input/output power-off differential current ( $I_{A(OFF)} - I_{B(OFF)}$ )	$V_A = V_B$ , $-1.4\text{V} \leq V \leq 3.8\text{V}$ , $DE = V_{CC}$ $0\text{V} \leq V_{CC} \leq 1.5\text{V}$	-4		+4	$\mu\text{A}$	
$C_A$	Transceiver input/output capacitance	$V_{CC} = \text{OPEN}$		9		pF	
$C_B$	Transceiver input/output capacitance			9		pF	
$C_{AB}$	Transceiver input/output differential capacitance			5.7		pF	
$C_{A/B}$	Transceiver input/output capacitance balance ( $C_A/C_B$ )			1.0			

(5) Not production tested. Specified by a statistical analysis on a sample basis at the time of characterization.

## Electrical Characteristics (continued)

Over recommended operating supply and temperature ranges unless otherwise specified. <sup>(1)</sup> <sup>(2)</sup> <sup>(3)</sup> <sup>(4)</sup>

Parameter		Test Conditions	Min	Typ	Max	Units
<b>SUPPLY CURRENT (V<sub>CC</sub>)</b>						
I <sub>CCD</sub>	Driver Supply Current	R <sub>L</sub> = 50Ω, DE = V <sub>CC</sub> , RĒ = V <sub>CC</sub>		20	29.5	mA
I <sub>CCZ</sub>	TRI-STATE Supply Current	DE = GND, RĒ = V <sub>CC</sub>		6	9.0	mA
I <sub>CCR</sub>	Receiver Supply Current	DE = GND, RĒ = GND		14	18.5	mA

## Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified. <sup>(1)</sup> <sup>(2)</sup>

Parameter		Test Conditions	Min	Typ	Max	Units
<b>DRIVER AC SPECIFICATION</b>						
t <sub>PLH</sub>	Differential Propagation Delay Low to High	R <sub>L</sub> = 50Ω, C <sub>L</sub> = 5 pF, C <sub>D</sub> = 0.5 pF	1.3	3.4	5.0	ns
t <sub>PHL</sub>	Differential Propagation Delay High to Low	Figure 9 and Figure 10	1.3	3.1	5.0	ns
t <sub>SKD1</sub> (t <sub>sk(p)</sub> )	Pulse Skew  t <sub>PLHD</sub> – t <sub>PHLD</sub>   <sup>(3)</sup> <sup>(4)</sup>		300	420	420	ps
t <sub>SKD3</sub>	Part-to-Part Skew <sup>(5)</sup> <sup>(5)</sup>			1.3	1.3	ns
t <sub>TLH</sub> (t <sub>r</sub> )	Rise Time <sup>(4)</sup>		1.0	1.8	3.0	ns
t <sub>THL</sub> (t <sub>f</sub> )	Fall Time <sup>(4)</sup>		1.0	1.8	3.0	ns
t <sub>PZH</sub>	Enable Time (Z to Active High)	R <sub>L</sub> = 50Ω, C <sub>L</sub> = 5 pF, C <sub>D</sub> = 0.5 pF			8	ns
t <sub>PZL</sub>	Enable Time (Z to Active Low)	See Figure 11 and Figure 12			8	ns
t <sub>PLZ</sub>	Disable Time (Active Low to Z)				8	ns
t <sub>PHZ</sub>	Disable Time (Active High to Z)				8	ns
t <sub>JIT</sub>	Random Jitter, RJ <sup>(4)</sup>	100 MHz Clock Pattern <sup>(6)</sup>		2.5	5.5	psrms
f <sub>MAX</sub>	Maximum Data Rate		200			Mbps
<b>RECEIVER AC SPECIFICATION</b>						
t <sub>PLH</sub>	Propagation Delay Low to High	C <sub>L</sub> = 15 pF	2.0	4.7	7.5	ns
t <sub>PHL</sub>	Propagation Delay High to Low	See Figure 13, Figure 14 and Figure 15	2.0	5.3	7.5	ns
t <sub>SKD1</sub> (t <sub>sk(p)</sub> )	Pulse Skew  t <sub>PLHD</sub> – t <sub>PHLD</sub>   <sup>(3)</sup> <sup>(4)</sup>		0.6	1.7	1.7	ns
t <sub>SKD3</sub>	Part-to-Part Skew <sup>(5)</sup> <sup>(4)</sup>			1.3	1.3	ns
t <sub>TLH</sub> (t <sub>r</sub> )	Rise Time <sup>(4)</sup>		0.5	1.2	2.5	ns
t <sub>THL</sub> (t <sub>f</sub> )	Fall Time <sup>(4)</sup>		0.5	1.2	2.5	ns
t <sub>PZH</sub>	Enable Time (Z to Active High)	R <sub>L</sub> = 500Ω, C <sub>L</sub> = 15 pF			10	ns
t <sub>PZL</sub>	Enable Time (Z to Active Low)	See Figure 16 and Figure 17			10	ns
t <sub>PLZ</sub>	Disable Time (Active Low to Z)				10	ns
t <sub>PHZ</sub>	Disable Time (Active High to Z)				10	ns
f <sub>MAX</sub>	Maximum Data Rate		200			Mbps

(1) All typicals are given for V<sub>CC</sub> = 3.3V and T<sub>A</sub> = 25°C.

(2) C<sub>L</sub> includes fixture capacitance and C<sub>D</sub> includes probe capacitance.

(3) t<sub>SKD1</sub>, |t<sub>PLHD</sub> – t<sub>PHLD</sub>|, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.

(4) Not production tested. Specified by a statistical analysis on a sample basis at the time of characterization.

(5) t<sub>SKD3</sub>, Part-to-Part Skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification applies to devices at the same V<sub>CC</sub> and within 5°C of each other within the operating temperature range.

(6) Stimulus and fixture Jitter has been subtracted.

### Test Circuits and Waveforms




Figure 4. Differential Driver Test Circuit




Figure 5. Differential Driver Waveforms




Figure 6. Differential Driver Full Load Test Circuit







Figure 7. Differential Driver DC Open Test Circuit




**Figure 8. Differential Driver Short-Circuit Test Circuit**



**Figure 9. Driver Propagation Delay and Transition Time Test Circuit**



**Figure 10. Driver Propagation Delays and Transition Time Waveforms**



**Figure 11. Driver TRI-STATE Delay Test Circuit**




Figure 12. Driver TRI-STATE Delay Waveforms




Figure 13. Receiver Propagation Delay and Transition Time Test Circuit







Figure 14. Type 1 Receiver Propagation Delay and Transition Time Waveforms



**Figure 15. Type 2 Receiver Propagation Delay and Transition Time Waveforms**



**Figure 16. Receiver TRI-STATE Delay Test Circuit**



**Figure 17. Receiver TRI-STATE Delay Waveforms**

## FUNCTION TABLES

**Table 1. DS91D176/DS91C176 Transmitting<sup>(1)</sup>**

Inputs			Outputs	
<b>RE</b>	<b>DE</b>	<b>D</b>	<b>B</b>	<b>A</b>
X	2.0V	2.0V	L	H
X	2.0V	0.8V	H	L
X	0.8V	X	Z	Z

(1) X — Don't care condition  
Z — High impedance state

Table 2. DS91D176 Receiving<sup>(1)</sup>

Inputs			Output
$\overline{RE}$	DE	A – B	R
0.8V	0.8V	$\geq +0.05V$	H
0.8V	0.8V	$\leq -0.05V$	L
0.8V	0.8V	0V	X
2.0V	0.8V	X	Z

(1) X — Don't care condition  
Z — High impedance state

Table 3. DS91C176 Receiving<sup>(1)</sup>

Inputs			Output
$\overline{RE}$	DE	A – B	R
0.8V	0.8V	$\geq +0.15V$	H
0.8V	0.8V	$\leq +0.05V$	L
0.8V	0.8V	0V	L
2.0V	0.8V	X	Z

(1) X — Don't care condition  
Z — High impedance state

Table 4. DS91D176 Receiver Input Threshold Test Voltages<sup>(1)</sup>

Applied Voltages		Resulting Differential Input Voltage	Resulting Common-Mode Input Voltage	Receiver Output
$V_{IA}$	$V_{IB}$	$V_{ID}$	$V_{IC}$	R
2.400V	0.000V	2.400V	1.200V	H
0.000V	2.400V	-2.400V	1.200V	L
3.800V	3.750V	0.050V	3.775V	H
3.750V	3.800V	-0.050V	3.775V	L
-1.400V	-1.350V	-0.050V	-1.375V	H
-1.350V	-1.400V	0.050V	-1.375V	L

(1) H — High Level  
L — Low Level  
Output state assumes that the receiver is enabled ( $\overline{RE} = L$ )


Table 5. DS91C176 Receiver Input Threshold Test Voltages<sup>(1)</sup>

Applied Voltages		Resulting Differential Input Voltage	Resulting Common-Mode Input Voltage	Receiver Output
$V_{IA}$	$V_{IB}$	$V_{ID}$	$V_{IC}$	R
2.400V	0.000V	2.400V	1.200V	H
0.000V	2.400V	-2.400V	1.200V	L
3.800V	3.650V	0.150V	3.725V	H
3.800V	3.750V	0.050V	3.775V	L
-1.250V	-1.400V	0.150V	-1.325V	H
-1.350V	-1.400V	0.050V	-1.375V	L

(1) H — High Level  
L — Low Level  
Output state assumes that the receiver is enabled ( $\overline{RE} = L$ )


**PIN DESCRIPTONS**

Pin No.	Name	Description
1	R	Receiver output pin
2	RE	Receiver enable pin: When RE is high, the receiver is disabled. When RE is low or open, the receiver is enabled.
3	DE	Driver enable pin: When DE is low, the driver is disabled. When DE is high, the driver is enabled.
4	D	Driver input pin
5	GND	Ground pin
6	A	Non-inverting driver output pin/Non-inverting receiver input pin
7	B	Inverting driver output pin/Inverting receiver input pin
8	V <sub>CC</sub>	Power supply pin, +3.3V ± 0.3V

**Typical Performance Characteristics – DS91D176/DS91C176**

Supply Current measured using a clock pattern with driver terminated  $V_{CC} = 3.3V$ ,  $T_A = +25^\circ C$  to 50ohms .  $V_{CC} = 3.3V$ ,  $T_A = +25^\circ C$ .

**Figure 18.**



**Figure 19.**

**REVISION HISTORY**

<b>Changes from Revision K (April 2013) to Revision L</b>	<b>Page</b>
• Changed layout of National Data Sheet to TI format .....	<a href="#">12</a>

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
DS91C176TMA/NOPB	Active	Production	SOIC (D)   8	95   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	DS91C 176MA
DS91C176TMA/NOPB.A	Active	Production	SOIC (D)   8	95   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	DS91C 176MA
DS91C176TMAX/NOPB	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	DS91C 176MA
DS91C176TMAX/NOPB.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	DS91C 176MA
DS91D176TMA/NOPB	Active	Production	SOIC (D)   8	95   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	DS91D 176MA
DS91D176TMA/NOPB.A	Active	Production	SOIC (D)   8	95   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	DS91D 176MA
DS91D176TMAX/NOPB	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	DS91D 176MA
DS91D176TMAX/NOPB.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	DS91D 176MA

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.



<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

---


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS91C176TMAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
DS91D176TMAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS91C176TMAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
DS91D176TMAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T ( $\mu$ m)	B (mm)
DS91C176TMA/NOPB	D	SOIC	8	95	495	8	4064	3.05
DS91C176TMA/NOPB.A	D	SOIC	8	95	495	8	4064	3.05
DS91D176TMA/NOPB	D	SOIC	8	95	495	8	4064	3.05
DS91D176TMA/NOPB.A	D	SOIC	8	95	495	8	4064	3.05




# PACKAGE OUTLINE

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated